

The Leader in High Temperature Semiconductor Solutions

CMT-HADES2P Preliminary Datasheet HighTemperature Gate Driver Primary Side IC: DC-DC Controller & Isolated Signal Transceivers

General description

CMT-HADES2P is a high-temperature, high reliability single chip primary side of a gate driver solution. It implements a current mode controlled DC-DC flyback converter for the generation of the on-board power supplies and the isolated data transmission from the external control interface to the 2 secondary sides and performs local fault management.

This device has been designed in a way to reduce as much as possible the required number of external passive devices and to limit the requirement in high capacitor values (large footprint at high temperature). Its features a UVLO monitoring on the incoming power supply, a linear voltage regulator to generate the local 5V supply voltage and an on/off keying modulation of the data signal towards the secondary side. It offers wide voltage range for the input PWM signals (5 to 15V) and hysteresis to enhance immunity to system noise; it also features a spike filtering function on those

Applications

 Ideally suited for high reliability markets like automotive, aerospace, railways, Oil & Gas

PWM signals to prevent spurious turn-

on/turn-off of the secondary gate drivers.

- Motor drivers: electrical cars, railways, industrial pumps, down-hole,...
- Actuators
- DC-DC converters and SMPS : battery chargers, ...
- Inverters: solar inverters, smart grid, EV and HEV, 3 phases inverters
- Power conversion : uninterruptible power supplies, wind turbine, ...


Features

- Operating junction temperature:
 - o from -55°C to +175°C
- Supply voltage: 10-16.5V
- Configurable Under-Voltage Lockout
- Integrated flyback DC-DC converter
 - typ. 180 kHz switching freq.
- Current mode control
- Cycle by cycle current limit
- Integrated switching transistor
 - Rdson: 0.8Ω typ.
- Optional external switching transistor
 - Integrated 3Ω typ. push-pull driver
- Configurable local non-overlap management
- Open-drain Dual Fault outputs
- High voltage Dual PWM inputs
- OOK modulated interface:
 - o 2 TX and RX channels
- Data rate:
 - o up to 2 Mbits/s per TX channel
- Propagation delay (TX):
 - o typ. 40 ns
- TX jitter (RMS cycle-2-cycle) :
 - o max 6 ns
- Hysteresis on PWM inputs
- Fault generation with programmable automatic re-start timer
- Configurable 500ns spike filter on PWM paths
- Common mode transient immunity:
 - \circ > 50KV/ μ S typ.
- Package: Plastic PQFP44



16-Sep-16 (Last Modification Date)

Functional Block Diagram





16-Sep-16 (Last Modification Date)

Pin Description:¹

Pin#	Pin Name	Pin Description
1,2	VIN	Primary positive power supply; feeds internally bandgap, voltage regulator and DINA/DINB TX input buffers. Both pins must be connected at PCB level
3	NOV_D	Non-overlap delay programming. When non-overlap is disabled, input PWM filtering can be enabled by shorting NOV_D to VDD (internal $200k\Omega$ pull-down present).
4	NOV_NEN	Select between local non-overlap ("0") and external non-overlap generation ("1") (internal pull-up). When local non-overlap is selected, DINA is the input pin.
5	AGND	Analog negative power supply
6	GND	Negative power supply
7,8	VDD	5V positive supply of component core (output of internal voltage regulator). Both pins must be connected at PCB level
9	TRX_MODE	Select transmission mode towards secondary side (internal pull-down): "0": modulated control interface "1": standard digital interface (PWM/FAULT)
10	TXBN/PWMBB	Negative differential output of TX channel B; to be connected to the primary of the transformer or Inverted PWM channel B digital output signal (push-pull)
11	TXBP/PWMB	Positive differential output of TX channel B; to be connected to the primary of the transformer or PWM channel B digital output signal (push-pull)
12	RXBN	Negative differential input of RX channel B; to be connected to the secondary of the transformer.
13	RXBP/FAULTB	Positive differential input of RX channel B; to be connected to the secondary of the transformer or FAULT channel B digital Schmitt trigger input
14	PVDD	Positive supply of DC-DC PWM driver stage; to be connected to an external boot- strap capacitor
15	PWMOUT	DC-DC PWM driver output
16,17	PGND	Negative supply of DC-DC PWM driver stage and source of switching transistor
18,19	DRAIN	Drain of switching transistor
21	TXAP/PWMA	Positive differential output of TX channel A; to be connected to the primary of the transformer or PWM channel A digital output signal (push-pull)
22	TXAN/PWMAB	Negative differential output of TX channel A; to be connected to the primary of the transformer or inverted PWM channel A digital output signal (push-pull)
25	RXAN	Negative differential input of RX channel A; to be connected to the secondary of the transformer.
26	RXAP/FAULTA	Positive differential input of RX channel A; to be connected to the secondary of the transformer or FAULT channel A digital Schmitt trigger input
27	THRESHOLD	Node of the internal oscillator. Reduce as much as possible parasitic capacitances on this node if the internal oscillator is used. Enables to change PWM frequency and duty cycle
29	FLT_D	Set the Fault reset delay. Connect capacitor to this pin to program delay; When fault has been detected, driver is turned-off for a period of time defined by FLT_D.
30	SWT	SawTooth signal. Leave unconnected at PCB level.
31	COMP	Output of the internal error amplifier & input of the PWM comparator
32,33	FB	Negative input of the error amplifier. Both pins must be connected at PCB level
34	FB_INT	Internal node of feedback network
35	AUX_REC	Rectified 5V output. Used as voltage feedback signal by DC-DC control loop
36	AUX	Non rectified auxiliary input
37	DINA	High voltage compatible Schmitt trigger input of TX channel A
38	DINB VDDIO	High voltage compatible Schmitt trigger input of TX channel B Reference voltage for DINA/DINB high voltage inputs. Defines the maximum dy-
39	טוטטע	namic range of DINA/DINB pins
40	DOUTA	Open drain output of RX channel A
41	DOUTB	Open drain output of RX channel B.
42	UVLO	UVLO input pin (acting on "VIN-GND" signal)
	-	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1


¹ Not connected pins (NC) are not listed in the Pin Description table

_



16-Sep-16 (Last Modification Date)

Pinout:²



² NC: Not connected internally



16-Sep-16 (Last Modification Date)

Absolute Maximum Ratings

Parameter	Min.	Max.	Units
(VIN-GND/AGND)	-0.5	18	V
(VDD-GND/AGND)	-0.5	6	V
(PVDD-PGND)	-0.5	6	V
(AUX_REC-GND/AGND)	-0.5	6	V
(AUX-AUX_REC)	-18	0.5	V
UVLO	-0.5	18	V
VDDIO	-0.5	18	V
DINA/DINB/DOUTA/DOUTB	-0.5V	18	V
TXAP/PWMA,TXAN/PWMAB	-0.5V	6	V
TXBP/PWMB,TXBN/PWMBB			
RXAP/FAULTA,RXAN			
RXBP/FAULTB,RXBN			A
NOV_NEN,NOV_D,THRESHOLD,FB,FB_INT			
COMP,SWT,FLT_D, TRX_MODE	DOMB 0 51/		
PWMOUT	PGND-0.5V	6	V
DRAIN-PGND	-0.5	80	V
Junction Temperature		190	°C
ESD Rating (Human Body Model)	1.5		kV
Max supported power dissipation		1.5	W

Operating conditions

Parameter	Min.	Max.	Units
(VIN-GND/AGND)	10	16.5 ³	V
(VDD-GND/AGND)	4.75	5.25	V
(PVDD-PGND)	3.75	5.25	V
(AUX_REC-GND/AGND)	0	5	V
(AUX-AUX_REC)	-15	0.5	V
UVLO	0	VIN	V
VDDIO	VDD	VIN	V
DINA/DINB/DOUTA/DOUTB	GND	VIN	V
TXAP/PWMA,TXAN/PWMAB TXBP/PWMB,TXBN/PWMBB	GND	VDD	V
RXAP/FAULTA,RXAN			
RXBP/FAULTB,RXBN			
NOV_NEN,NOV_D,THRESHOLD,FB,FB_INT COMP,SWT.FLT D, TRX MODE			
PWMOUT	PGND	PVDD	V
DRAIN-PGND	0	80	V
Junction Temperature		175	°C
Max supported power dissipation ⁴		1	W

Parameter	Condition	Min	Тур	Max	Units
Thermal resistance					
$R_{\mbox{\tiny OJA}}\!\!:$ junction–to-air thermal resistance	Mounted on PCB; no thermal pad at PCB level; still air; devices in horizontal or vertical position		55		°C/W

Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Frequent or extended exposure to absolute maximum rating conditions or above may affect device reliability.

Power dissipation on page 22 for more information

PUBLIC Doc. DS-151750 V1.4

WWW.CISSOID.COM 5 of 27

 $^{^{3}}_{}$ For use at higher input voltage, contact CISSOID

⁴ Please refer to section



16-Sep-16 (Last Modification Date)

Electrical Characteristics

Unless otherwise stated: (VIN-GND)=15V, $\underline{T_i}$ =25°C. **Bold underlined** values indicate values over the whole temperature range (-55°C < T j < +175°C).

Parameter	Condition	Min	Тур	Max	Units
External Power Supply					
External Power Supply	Versus GND	10		16.5⁵	V
VIN		10		16.5	٧
	DC-DC operational				
	F _s = 180 kHz				
	DINA=DINB= 20 kHz 50% duty cycle signal		16.7		mA
	VIN-GND = 15V				
	No fault situation				
	DC-DC operational			_	
I _{AVG} (VIN)	F _s = 180 kHz				
	DINA=DINB= 0		7.4		mA
	VIN-GND = 15V				
	No fault situation				
	Fault at Primary and secondary's		2.4		mA
	Fault at secondary's		4.5		mA
Under-voltage Lockout (UV	LO)				
UVLO minimum level		<u>7</u>			V
UVLO comparison thresh-		2.424	2.525	2.626	V
old		E. 121	2.020	2.020	•
UVLO threshold variation			-0.6		mV/°C
with temperature UVLO hysteresis resistor		134.1	185	228.5	kΩ
Delay from UVLO detection		134.1	100	220.5	K12
to DOUT @ fault level			160		ns
5V Power Supply					
Internal 5V Power Supply	(VIN-VSS) from 10V to 16.5V,	4.8	5.05	<u>5.3</u>	V
(VDD) versus VSS	lout from 0.25mA to 50 mA		3.03	5.5	
Output Capacitor C _{VDD}	Capacitor value at Tamb=175°C	<u>1000</u>			nF
Output Current	20mA consumed by the device in normal operation	<u>2.5</u>		<u>50</u>	mA
Initial Accuracy	(VIN-GND)= 15V; lout=2.5mA		+/-2		%
Drift with temperature	(VIN-GND)= 15V; lout=2.5mA		-1		mV/°C
Line Regulation	(VIN-GND) from 10V to 16.5V;		+/-0.2		%
	lout=13mA		+/-0.2		70
Load Regulation	(VIN-GND)= 15V; lout from		-0.6		%
B 0 111 1 11	2.5mA to 50mA				, •
Power-Good threshold	Falling edge, relative to nominal		80 90		%
Internal voltage reference (Rising edge, relative to nominal VREF) (seen on FB node, including	OPA offse		J	
	, ,	2.475	2.525	2.575	V
Initial Accuracy	Tj=25°C; Vin=15V	-2	2.020	+2	%
Temperature drift		-900	-600	<u>-50</u>	μV/°C
Line regulation	VIN from 10V to 16.5V		-0.16		mV/V

-

 $^{^{\}rm 5}$ For use at higher input voltage, contact CISSOID



16-Sep-16 (Last Modification Date)

Electrical Characteristics (continued) Unless otherwise stated: (VIN-GND)=15V, $\underline{T_i}$ =25°C. Bold underlined values indicate values over the whole temperature range (-55°C < T j < +225°C).

TRX_MODE =0					
Parameter	Condition	Min	Тур	Max	Units
Input signal (RXP/FAULT,RXN)					
Impedance	Between RXP & RXN/GND Between RXN & RXP/GND	3.03	3.43	3.83	kΩ
Common mode transient immunity	0.5 pF pulse transformer parasitic capacitance	<u>50</u>			KV/µS
Output signals (TXP/PWM, TXN	N/PWMB)				
High state output resistance			20		Ω
Low state output resistance			23.5		Ω
Modulation frequency			14.5		MHz
Modulation frequency variation	Includes process/ temperature/power	<u>-35</u>		+40	%
Modulation frequency duty cycle	supply variations	<u>48.5</u>		<u>51.5</u>	%
DOUTA/DOUTB open drain out	puts				
On resistance	Applies to DOUTA/DOUTB			30	Ω
Min pull-up resistance		300			Ω
Output Fall Time (90% to 10%)	On 50 pF external capacitor Pull-up: 300 Ohm to VIN		36		ns
DINA/DINB inputs					•
VDDIO reference voltage input impedance	♦ ♦		80		kΩ
HIGH voltage threshold for digital inputs	Applies to DINA, DINB	0.6* VDDIO	2/3* VDDIO	0.73* VDDIO	V
LOW voltage threshold for digital inputs	Applies to DINA, DINB	0.28* VDDIO	1/3* VDDIO	0.42* VDDIO	V
Hysteresis			1/3* VDDIO		V
Input impedance	Wrt to GND	47			kΩ
NOV_NEN/NOV_D (when used	as input)	· —	•		
Minimum HIGH level input voltage V _{IH}		<u>VDD-</u> 0.5V			V
Maximum LOW level input voltage V _{IH}				<u>0.5V</u>	V
Non-overlap delay (NOV_D)					
Non Overlap delay range	C _{NOV_D} from 30pF to 500pF	0.2		2.75	μs
Non-Overlap delay accuracy	Not taking into account variation of external capacitor	<u>-36</u>		<u>54</u>	%

Fault data path					
Propagation delay (RXP/RXN →DOUT)	Modulated transmission interface		400		ns
PWM data path					
Data rate				2000	kbps
Duty cycle		<u>0</u>		100	%
DIN spike filter delay		<u>310</u>	500	<u>760</u>	ns
DIN spike pulse width distortion		<u>-106</u>	0	<u>87</u>	ns
Propagation delay (DIN →TXN/TXP)	Modulated transmission interface 500ns filter not active		40		ns
Jitter (RMS cycle-2-cycle)	On PWM rising edge			0.3	ns
Jitter (RMS cycle-2-cycle)	On PWM falling edge			<u>6</u>	ns
Fault latching time					
Timer range t _{FLT_D}	C _{FLT_D} from 20pF to 1µF	0.01		<u>500</u>	ms
Timer variation	C _{FLT_D} = 20 nF; excluding external capacitor spread	7.2	10	12.5	ms



16-Sep-16 (Last Modification Date)

Electrical Characteristics (continued) Unless otherwise stated: (VIN-GND)=15V, $\underline{T_i=25^{\circ}C}$. **Bold underlined** values indicate values over the whole temperature range (-55°C < T j < +225°C).

TRX_MODE =1					
Parameter	Condition	Min	Тур	Max	Units
Input signal (RXP/FAULT)					
Input start threshold		3.03	3.43	3.83	V
Input stop threshold		1.1	1.39	1.85	V
Hysteresis		1.68	2.04	2.39	V
Output signals (TXP/PWM,	TXN/PWMB)				
Minimum HIGH level output voltage Voн	IOH < 8mA (source)	4.4			V
Maximum LOW level output voltage Vol	IOI < 8mA (sink)			0.63	V
Output Rise/Fall Time (10% to 90%)	On 50 pF external capacitor		10		ns
DOUTA/DOUTB open drain	outputs				
On resistance	Applies to DOUTA/DOUTB			30	Ω
Min pull-up resistance		300			Ω
Output Fall Time (90% to 10%)	On 50 pF external capacitor Pull-up: 300 Ohm to VIN		36		ns
DINA/DINB inputs					
VDDIO reference voltage			80		kΩ
input impedance			80		K12
HIGH voltage threshold for digital inputs	Applies to DINA, DINB	0.6* VDDIO	2/3* VDDIO	0.73* VDDIO	V
LOW voltage threshold for digital inputs	Applies to DINA, DINB	0.28* VDDIO	1/3* VDDIO	0.42* VDDIO	V
Hysteresis			1/3* VDDIO		V
Input impedance	Wrt to GND	<u>47</u>			kΩ
NOV_NEN/NOV_D (when us	ed as input)				
Minimum HIGH level input voltage V _{IH}		<u>VDD-</u> 0.5V			V
Maximum LOW level input voltage V _{IH}				<u>0.5V</u>	V
Non-overlap delay (NOV_D)				•	
Non Overlap delay range	C _{NOV_D} from 30pF to 500pF	<u>0.2</u>		2.75	μs
Non-Overlap delay accura- cy	Not taking into account variation of external capacitor	<u>-36</u>		<u>54</u>	%

Fault data path						
Propagation delay	Digital RX interface		250		ns	
$(RXP \rightarrow DOUT)$			230		115	
PWM data path						
Data rate				<u>2000</u>	kbps	
Duty cycle		<u>0</u>		<u>100</u>	%	
DIN spike filter delay		<u>310</u>	500	<u>760</u>	ns	
DIN spike pulse width dis-		-106	0	97	ns	
tortion		<u>-100</u>	U	<u>87</u>	115	
Propagation delay (DIN	Digital TX interface		40		ns	
→TXN/TXP)	500ns filter not active		40		115	
Fault latching time						
Timer range t _{FLT_D}	C _{FLT_D} from 20pF to 1µF	0.01		<u>500</u>	ms	
Timer variation	C _{FLT_D} = 20 nF; excluding external capacitor spread	7.2	10	<u>12.5</u>	ms	



16-Sep-16 (Last Modification Date)

Electrical Characteristics (continued)

Unless otherwise stated: (VIN-GND)=15V, $\underline{T_i}$ =25°C. **Bold underlined** values indicate values over the whole temperature range (-55°C < T j < +175°C).

Parameter	Condition	Min	Тур	Max	Units
Switching transistor		1			
On resistance	VGS=5V,25°C		0.8		Ω
	VGS=5V,175°C		1.4		Ω
Breakdown voltage	VGS=0V, 175°C	80			V
Peak pulsed drain current	25°C		4		A
	175°C		2.8		A
Drain leakage current	25°C		10		nA
	175°C		2		uA
Average current				0.5	Α
Input capacitance (C _{ISS})			232		pF
Output capacitance (Coss)	VGS =0VDC; VDS =80VDC;		38		pF
Feedback capacitance	f= 1MHz		0.0		
(C _{RSS})			9.8		pF
Total switching energy	V _{DS} =40V; ID= 1A; 25°C		413		nJ
PWMOUT output					
Output resistance			3		Ω
Maximum load capacitance				<u>2</u>	nF
Duty Cycle		<u>0</u>		D _{CK}	%
OPÁ					
Output voltage swing	Tj=25°C, IOUT = 1mA	0.5	7 7	VDD-0.5	V
Output current	Tj=25°C		1		mA
DC gain	Tj=25°C		100		dB
3.1	Tj=175°C		87		dB
Gain-bandwidth product	Cload=30pF	1.3	1.5		MHz
Slew rate	Cload=30pF	1.0	1.2	1.7	V/µs
Phase margin	Cload=30pF	50	>60		Degree
Input leakage current ("FB"	100K resistor is connected to FB			±10	nA
pin) Soft Start	pin				
Reference soft start			2		me
Internal DC-DC oscillator					ms
Frequency ⁶	THRESHOLD pad disconnected	110	181	276	kHz
Max Duty cycle D _{CK}	THRESHOLD pad disconnected	110	101	270	KIIZ
	Based on internal R/C values	<u>88</u>	90	<u>92</u>	%
Frequency drift with tem-	THRESHOLD pad disconnected		0.15		kHz/°C
perature Adjustable frequency range	· ·	50		400	kHz
		60		95	%
Adjustable duty cycle RA_I and RB_I temperature		υU		90	-70
coefficient			-860		ppm/°C
RA_I and RB_I absolute variation		-28		24	%
COSC_I temperature coef- ficient			23		ppm/°C
COSC_I absolute variation		-15		23	%
Current limit			•		•
Current limit threshold	Rshunt = 0.5Ω	1	1.2	1.42	Α
Current limit delay			100		ns
Current limit blanking time		315	500	760	ns
Current sensing resistor					
Rshunt		0.49	0.5	<u>0.51</u>	Ω
AUX rectification diode		· -	•		•
Reverse breakdown voltage		<u>18</u>			V
Reverse leakage	Tj=25°C		2		nA
	Tj=175°C		0.2		uA
Forward voltage	I _{fw} = 1mA		0.73		V

⁶ As the internal oscillator capacitor (COSC_I) is only 145pF, any additional parasitic capacitors on pins "THRESH-OLD" and "DISCHARGE" can decrease the oscillation frequency.

_

16-Sep-16 (Last Modification Date)

Typical Performance Characteristics




Figure 1. UVLO threshold




Figure 3: Voltage regulator line regulation (lout =3 mA)




Figure 5: Voltage reference @ FB pin (including OPA offset)




Figure 2: Voltage regulator temperature drift (VIN=15V, lout = 15mA)




Figure 4: Voltage regulator load regulation (Vin=15V)





Figure 6: Voltage reference @ AUX_REC pin (including OPA offset and AUX_REC divider)

16-Sep-16 (Last Modification Date)

Typical Performance Characteristics (continued)






Figure 9: DIN Hysteresis thresholds (relative to VIN=15V)

Threshold Low




Figure 11: DOUT open drain Ron (VIN=15V)




Figure 13. Fault timer tFLT_D (CFLT_D=20nF).




Figure 8: DIN->TX Propagation Delay (modulated interface; spike filter on)




Figure 10: RX => DOUT Propagation Delay vs. Temperature (modulated interface)




Figure 12: Non-Overlap delay (no external capacitor)





Figure 14: TX oscillator modulationfrequency

16-Sep-16 (Last Modification Date)

Typical Performance Characteristics (continued)






Figure 15: DC-DC oscillator frequency




Figure 16: DC-DC Clock Duty Cycle




Figure 17. PWM Propagation




Figure 18. PWMOUT Rise/Fall times (No external load)




Figure 19: Switching transistor Ron




Figure 20: Soft start time





Figure 21: AUX diode Vf (If=1mA)

Figure 22: AUX diode Ir (Vr=17V)

16-Sep-16 (Last Modification Date)

Typical Performance Characteristics (continued)






Figure 23. OPA Slew Rate




Figure 24. Voltage ramp gain/linearity




Figure 25. Current ramp gain/linearity

50
Temperature [°C]

150




Figure 27 Maximum Overload Pulse Duration

Figure 26. Current limit threshold (Rshunt = 0.5Ω)

16-Sep-16 (Last Modification Date)

Typical Performance Characteristics (continued)




Figure 28. Average current VIN (Primary and both Secondary's in fault; VIN=15V)




Figure 29. Average current VIN (both Secondary's in fault; VIN=15V)




Figure 30. Average current VIN (no fault, DINx=0; VIN=15V)




Figure 31. Average current VIN (no fault, DINx=20kHz 50% DC; VIN=15V)



Figure 32. Start-up screen shot



16-Sep-16 (Last Modification Date)

Circuit functionality

General description

HADES2P is a high-temperature, high reliability, single-die gate driver primary side management. Its main features are:

- Fully integrated flyback DC-DC converter
- Integrated DC-DC 0.8Ω switching transistor; optionally, it provides a PWM output to drive an external transistor for higher power applications
- Cycle-by-cycle current limit
- Internal 5V voltage regulator powering internal logic and also usable to supply external 5V devices
- Permanent and programmable Under-Voltage Lockout (UVLO) monitoring on power supply
- Isolated data transmission (robust to high dV/dt) (data and fault) towards secondary side
- Digital 5V interface for data and fault (as alternative to isolated data transmission interface)
- Programmable fault timer with automatic restart
- Safe start-up sequence through monitoring of the main supply (UVLO) and of the voltage regulator output (through Power-Good function)
- High voltage compatible, Schmitt trigger IOs towards external controller
- Support of 2 separate incoming PWM channels and of locally generated non-overlapped PWM signals
- Configurable 500ns spike filter on incoming PWM signal for enhanced noise robustness

Under-Voltage Lockout (UVLO)

The aim of this function is to allow the user to specify a threshold voltage for the power supply under which the DC-DC is shut down and a fault is reported. The monitored power supply is "VIN-GND".

The UVLO threshold is defined by means of 2 external resistors (RU1, RU2) connected to the pin UVLO (cfr Figure 33).

To avoid oscillation when (VIN-GND) is close to the UVLO threshold, a hysteresis is implemented internally via a resistor RU3 (shunting RU1 resistor before threshold high is reached).

UVLO thresholds are defined by the following equation:

UVLO THR LOW =
$$2.5V^* \left(\frac{RU2+RU1}{RU1}\right)$$

UVLO THR HIGH = $2.5V^* \left(\frac{RU2+(RU1*RU3)/(RU1+RU3)}{(RU1*RU3)/(RU1+RU3)}\right)$




Figure 33: UVLO detection function

Refer to the Fault management chapter for details about fault behavior and management.



16-Sep-16 (Last Modification Date)

Voltage reference and voltage regulator

HADES2P device includes on-chip voltage reference (2.5V) generator and also a voltage regulator providing 5V power supply (VDD).

The 5V supply is used internally by the transmission interface, the control logic, the DC-DC control loop HW (OPA, comparator, logic) and the PWMOUT predriver; it can be used to feed external devices as long as max current capability of the voltage regulator is not exceeded.

A Power-Good function monitors the voltage regulator output (VDD) (threshold: typ. 80% of VDD); the Power-Good information is used by the device state machine to control the device behavior.

The 2.5V reference voltage is used as reference voltage by the DC-DC function.

Those two functions are supplied by the VIN pin. A low-pass filter needs to be implemented on PCB between the main Vin (feeding the DC-DC flyback transformer) and HADES2P VIN pin to filter out the high DC-DC switching noise

(cfr Device power supplies and decoupling scheme section for more details).

Interface towards secondary

HADES2P offers two types of interface towards the secondary:

- Standard 5V digital interface: PWM (output), FAULT (input)
- Modulated transmission interface enabling transmission over isolation barrier through pulse transformers.

Pin "TRX_MODE" defines mode of operation:

- "0": Modulated transmission interface
- "1": Standard 5V digital interface

Modulated transmission interface is fully compatible with HADESV1 chipset and specifically with RHEA device (CHT-TIT4750).

The modulated transmission interface behaves as follows:

- the TX-MOD block uses an internally generated clock to modulate the internal PWM signal (using OOK modulation scheme) and to generate 2 complementary outputs. The 2 outputs drive the primary side of the pulse transformer in a differential manner.
- the RX-DEMOD block amplifies and demodulates the 2 signals from the transformer secondary side to generate an internal FAULT signal.

Two independent transmit and two independent receive channels are implemented enabling the support of high and low side secondary's with a single HADES2P device.

External pulse transformers are used to transmit the information between primary and secondary.

The pulse transformer design has to cope with following constraints:

- Minimize parasitic capacitance (Cp) between Primary and Secondary; ideally Cp should be lower than 0.5 pF to meet 50KV/µs dV/dt robustness)
- Respect isolation requirements
- Primary inductance: 8 μH typ.
- Maximum current on primary side of 20 mA (HADES2P drive capability)
- Maximum signal frequency: 15 MHz
- Secondary to primary ratio of about 1.1 (ideally 1 but needs to be slightly higher to compensate transformer losses)

Detailed information on the pulse transformer design is available in the EVK-HADES1210 application note.

PWM&FAULT datapath

In the default configuration (through integrated pull-up on NOV_NEN pin), the 2 PWM datapaths are fully independent.

By pulling NOV_NEN pin down, it is possible to work with only 1 PWM signal and to have HADES2P generating the 2nd PWM signal with the proper non-overlap. The non-overlap t_{NOV_D} delay is implemented and adjusted by an external capacitor



16-Sep-16 (Last Modification Date)

C_{NOV_D} connected to the NOV_D pin and can be calculated as follows:

$$t_{NOV D}$$
 (ns)=5.5 * $C_{NOV D}$ (pF)

The duty-cycle of the PWM signals has an influence on the value of the non-overlap delay. This is reflected in the figure below.




Figure 34: Non-Overlap delay variation wrt to PWM duty cycle (DC)

In case large perturbations would be expected on PWM input signals, it is possible to activate an internal spike filtering function suppressing any spike shorter than typ. 500ns. This is obviously increasing the propagation delay of the datapath.

If a fault occurs at the primary side, PWM internal signal will be forced to "0" as long as the fault is present. When the fault is cleared, external PWM signal will be propagated again through HADES2P on the next positive edge of the PWM external signal.

Table 1 illustrates the different options with respect to non-overlap management.

NOV -	DINA	DINB	NOV_D		
NEN		·			
0	Carries exter- nal PWM signal	X	Out- put pin	Connect to external capacitor to generate the local non-overlap time	
1	Carries exter- nal PWM signal	Carries external PWM signal	Input pin	'0': no spike filter applied on DINA/DINB	
1	Carries exter- nal PWM signal	Carries external PWM signal	Input pin	'1': spike filter applied on DINA/DINB	

Table 1: PWM non-overlap programming

Whne using the mode "NOV_NEN= 0", it is important that the PWM path "DINA => TXAP/TAXN" is driving the high-side tran-

sistor of the half-bridge; indeed, when DINA will be equal to "0" (meaning no action expected at power stage level), it is essential that high-side power transistor is turned off.

The 2 FAULT paths are fully independent. After the RX demodulation block, a 200ns low-pass filter is implemented; its function is to suppress potential glitches due to dV/dt event and so increase significantly the robustness to dV/dt.

A fault detected locally inside HADES2P device (please refer to FAULT management chapter) will force both fault signals (DOUT pins) to the FAULT level.

In case at system level, only one fault signal would be required, this function can easily be obtained by connecting the two DOUT pins together. Indeed, the HADES2P fault state implies DOUTx = "0" and so when connecting the two DOUT open-drain pins together, an ORing is performed (fault on any channel is generating an external fault signal).

At HADES2P start-up (before any internal logic is operational), special care has been taken to force DOUTx signal to "0" (fault state) till HADES2P reaches the normal state.



16-Sep-16 (Last Modification Date)

Table 2 and Table 3 provide the truth table of respectively PWM and FAULT datapaths.

DINx	RXxP/RXxN	Internal fault	TXx P	TXx N
0	MM ⁸	0	0	0
1	MM	0	MM^7	MM

Table 2: PWM datapath truth table

Modulated transmission interface		
RXxP/RXxN	DOUT	
	primary	
	fault	
MM ⁸	0	1
MM	1	0
0	0	0
0	1	0

Standard 5V interface			
RXxP/FAULT	Internal primary fault	DOUT	
1	0	1	
1	1	0	
0	0	0	
0	1	0	

Table 3: FAULT datapath truth tables

DIN input buffer

The DIN input buffer offers the flexibility to support DIN signal voltage swings between 5V and VIN. This feature is especially useful when HADES2P is used in environments where increased noise immunity is required. This is achieved by setting VDDIO to a reference voltage corresponding to the max DIN expected amplitude e.g. 5V if DIN max high voltage is 5V or 15V if DIN max high voltage is 15V. Internally, the detection thresholds are adapted accordingly to 1/3 and 2/3 of the VDDIO signal value. A hysteresis of 0.33*VDDIO is implemented providing additional robustness on the signal path.

DOUT output buffer

The output buffer operates as an opendrain driver with a low Ron resistance (typ. 15Ω), enabling the use of low value pull-up resistor for increased noise immunity.

Fault management

In HADES2P device, fault is generated by any of those situations:

- Main power supply (VIN) is below the UVLO threshold
- VDD (linear voltage regulator output) is below the internal Power Good level

Those faults are internally combined to generate a unique fault signal. This internal fault signal is latched for a programmable period of time defined by an external capacitor connected to the pin FLT_D.

While the fault is latched:

- Both DOUT pins are tied to "0"
- TXAP/TXAN, TXBP/TXBN are tied to "0"
- DC-DC is off

After the predefined latch period of time, HADES2P circuit will attempt to return to normal operation:

- If the fault is still present, HADES2P will stay in that fault state till the fault disappears
- If the fault disappeared (e.g. temporary UVLO situation), HADES2P will go out of FAULT state and return to normal operation (DC-DC turned on and data paths active); still, on the PWM path, transition to normal operation will happen on the next positive edge of the incoming DINx signal.

The internal timer t_{FLT_D} value is implemented and adjusted by an external capacitor C_{FLT_D} connected to the FLT_D pin and its value can be calculated as follows:

$$t_{FLT\ D}(\mu s) = 0.5 * C_{FLT\ D}(pF)$$

PUBLIC Doc. DS-151750 V1.4

⁷ « MM »: modulated signal sent on both TXxP/TXxN pins

[«] MM » : modulated signal received on both RXxP/RXxN pins



16-Sep-16 (Last Modification Date)

This primary fault signal will be combined with the faults returned by the secondary devices according to Table 4.

Prim	SecA	SecB	DOUTA	DOUTB
fault	fault	fault		
No	No	No	No fault	No fault
No	Yes	No	Fault	No fault
No	No	Yes	No fault	Fault
No	Yes	Yes	Fault	Fault
Yes	Yes or	Yes or	Fault	Fault
	No	No		

Table 4: FAULT aggregation table

Device start-up

Special care has been taken to provide to the device a deterministic behavior during power supply ramp-up. Table 5 summarizes the different states in which the device can be and how the device behaves in each of those states.

VIN-GND < 4V	Internal bandgap is not operational yet	VDD (internal regulator output): "0V" PWMOUT: "0V" DRAIN: "HiZ" TXAP/TXAN, TXBP/TXBN: "0" DOUTA/DOUTB: "0" HADES2P in FAULT state
VIN-GND >4V & VIN-GND < 7V	Internal bandgap is operational Power good level not yet reached on VDD	PWMOUT: "0V" DRAIN: "HiZ" TXAP/TXAN, TXBP/TXBN: "0" DOUTA/DOUTB: "0" HADES2P in FAULT state
VDD >Power Good & VIN-GND < UVLOH-TH	Internal bandgap is operational Power good level reached on VDD UVLO threshold not yet reached on VIN	PWMOUT: "0V" DRAIN: "HIZ" TXAP/TXAN, TXBP/TXBN: "0" DOUTA/DOUTB: "0" HADES2P in FAULT state
VDD >Power Good & VIN-GND > UVLOH –TH	All functions OK	Normal device operation

Table 5: Start-up device behavior

16-Sep-16 (Last Modification Date)

DC-DC converter

HADES2P circuit integrates a voltage and current mode PWM DC-DC controller. The different blocks shown in the functional block diagram are described hereafter.

Clock signal

The DC-DC controller is synchronized by an internal clock signal ("CK"). The clock signal is internally generated by a "555 timer" block in astable configuration as per Figure 35.




Figure 35: Internal oscillator scheme

By default (when DISCHARGE and THRESHOLD are left floating), the internal oscillator generates a typical 180kHz clock signal at 25°C with a 90% duty cycle; this is based on following values for internal passive components:

RA_I	between VDD and	36.4 KΩ
	DISCHARGE	
RB_I	between DISCHARGE	4.55ΚΩ
	and THRESHOLD	
COSC_I	between THRESHOLD	145 pF
	and GND	-

The duty-cycle of the internal oscillator fixes the maximum duty-cycle of the DC-DC PWM control signal. The oscillator positive edge induces the positive edge of DC-DC PWMOUT output after some delay.

Both clock frequency and duty cycle can be adjusted by connecting external components to the THRESHOLD pin as per Figure 36.




Figure 36: Oscillator with external components

Frequency can lowered by adding COSC_E capacitor.

Frequency can increased up to 2 times the default value by adding RC_E component; frequency increase leads as well to maximum duty cycle change; Table 6 provides guidance on effect of RC_E/COSC_R values:

COSC_E	RC_E	Freq.	Duty
value	value	(kHz)	cycle
435 pF	∞	50	90%
145 pF	∞	95	90%
72 pF	∞	125	90%
0	∞	180	90%
0	150k	230	87%
0	75k	270	85%
0	30k	375	75%

Table 6: frequency/duty cycle change in function of RC_E

The recommended usable frequency range is between 50kHz and 400kHz.

Soft-start

An internal soft-start function is implemented (no external components required); its time constant value is about 2 msec. This function is activated at each start-up and each time HADES2P is coming out of an internal fault state.

Error amplifier

It compares a fraction of the DC-DC converter output to the internal 2.5V reference. Its output V_{comp} is further compared by the internal comparator to a sawtooth in order to create a PWM signal.



16-Sep-16 (Last Modification Date)

To get an image of the DC-DC converter output, an auxiliary winding generating 5V is used. The output of this winding (AUX pin) is internally rectified by a diode and the resulting voltage (AUX_REC signal) is used as input to the voltage control loop.

Compensation network

HADES2P implementation of the control loop hardware supports all types of classical compensation networks (type I, II, III). A 100K resistor is always present between FB INT and FB pins.




Figure 37: Compensation network implementation

Sawtooth, current sense/feedback & slope compensation

HADES2P implements a voltage and a current control loop.

The internal sawtooth signal (which is compared with error signal [COMP]) is generated internally as the sum of:

- an image of the THRESHOLD signal (with a typical gain of 0.3)
- an image of the switching current provided by the voltage on the PGND pin

To limit the effect of DC-DC power transistor switching noise on the sawtooth signal generation and to prevent false current limit detection, a 500 ns typ blanking time triggered by the turn on of the power transistor is implemented on the current sensing circuitry. During this time current sensing is not taken into account.

This internal sawtooth signal is available for debug purpose on SWT pin; however, this pin should be left unconnected at PCB level to minimize parasitic capacitance on SWT node.

This function behaves properly with Rshunt (cfr Figure 41) value as specified in the Electrical Characteristics section. Current loop gain (G_{CL}) depends on Rshunt value as per formula below:

G_{CL} = 2.5*Rshunt (Volt/Ampere)

Rshunt value can be adapted by system designers if they pay attention to the impact of this change on the current loop gain and its potential effect of control loop stability.

Current limit

HADES2P performs a cycle-by-cycle current limiter. If during the time PWM is ON, the current through the switching transistor exceeds the limit, the cycle is aborted and PWM signal is brought back to OFF state.

The current limit threshold depends on the Rshunt (cfr Figure 41) value as per formula below:

Actual current limit =
 Spec current limit * 0.5/Rshunt

So by adapting Rshunt value, current limit threshold can be modified.

It should be noted that there is a implementation related delay between the turnon of the power transistor and the decision to turn if off because of to high current. Figure 27 provides guidance on this overload pulse duration.

Power switching and driver

HADES2P embeds an internal $80V~0.8\Omega$ switching transistor suitable for most applications. However, to offer a scalable solution, the internal switching transistor driver output (PWMOUT) is also available enabling the use of an external transistor (in parallel with the internal transistor or independently); if internal switching transistor is not used, DRAIN signal must be connected to PGND.



16-Sep-16 (Last Modification Date)




Figure 38. DC-DC output stage

In order to offer best performance in terms of Rdson and to enable use the switching transistor source terminal as current sense input, the power transistor is driven by a floating bootstrapped internal driver.

For proper operation of the internal driver, an external bootstrap capacitor is required between PVDD and PGND pins; this capacitor acts as power supply of the internal driver when the power transistor is ON.

Thanks to the very low current consumption of the internal driver and related level shifter and considering the DC-DC frequency range, the bootstrap capacitor dimensioning needs to obey to following rule:

$33nF < C_{RST}(nF) < 200 nF$

Device power supplies and decoupling scheme

Figure 39 illustrates the power supplies configuration and decoupling scheme.




Figure 39. Power supplies configuration and decoupling

Rfilt and Cfilt implement a mandatory filter damping the voltage spikes generated by the high speed current variations on VIN. This filter should have a cut-off frequency set between 1 and 2 MHz; Rfilt dimensioning needs to take into account as well the average current flowing through this path. Typical values are: Rfilt = 10Ω , CF1 = 100 nF.

Cdec1 capacitor value has a typical value of 2µF; however, this value might need to be tuned in function of the gate driver function impedance requirements towards the upward systems (e.g. controller board).

Current consumption

HADES2P current consumption depends:

- On the state of both TX paths
- On the state of both RX paths
- # of used TX channels
- On the state of the DC-DC converter

Table below provide guidance on the current consumption of the HADES2P device (VIN=15V).

STATE	I _{VIN} [mA]
Primary and secondary's in	2.55
fault	
Primary OK and secondary's	4.4
in fault; DINx=0	
Primary and secondary's	7.4
OK;	
DINx=0	
Primary and secondary's	7.4+
OK;	(DCA+DCB)*9
DINx=20kHz 50% DC on	.3
each PWM signal	

where:

- DCA: duty cycle of channel A (0: unused, 1: 100% duty cycle)
- DCB: duty cycle of channel B (0: unused, 1: 100% duty cycle)

It should be noted that in fault state, DOUT pins draw current; however, this current comes from external VIN and not from the HADES2P VIN pin and so is not included in the formula.

The DC-DC switched current (flowing between DRAIN and PGND pins) is also not included in those calculations.



16-Sep-16 (Last Modification Date)

Power dissipation

Power dissipation inside HADES2P device is coming from 3 sources:

- the current through VIN pin; typical power dissipation in normal operation and with VIN = 15V is 250 mW
- the resistive losses of the DC-DC internal switching transistor; this depends of course heavily on the average current supplied by the DC-DC converter to the secondaries
- the switching losses of the DC-DC internal switching transistor; this can be estimated to about 70 mW which can be considered as negligible with respect to the 2 other sources of dissipation.

The following graph provides information on total device power dissipation (normal

operation) in function of PWM switching frequency (DC=50%) and of secondary power device gate charge; the maximum Y-axis value corresponds to the maximum power dissipation supported by CMT-HADES2P.




Figure 40. Power dissipation in CMT-HADES2P



16-Sep-16 (Last Modification Date)

Application Diagram




Figure 41: Application diagram

This application diagram reflects an implementation where:

- PWM input signals have a voltage swing equal to VIN
- Fault DOUT signals have a voltage swing equal to VIN
- the PWM channels are independent of each other
- input spike filter on PWM signals is not active

The application schematic shows the implementation of Type II transfer function compensation scheme implementing a zero and a pole

$$f_z = \frac{1}{2\pi C_1 R_1}$$

$$f_p = \frac{21}{2\pi * C_1 R_1} = 21 f_z$$

Where R1 equals 100K (internal resistor) while Ccomp1 is to equal to C1.

The size of the capacitor has to be sized appropriately together with it's parallel discharging resistance (present in the form of FB resistive divider on the application schematic) with respect to switching frequency (reasonable voltage ripple on AUX_REC signal) and should be close the R/C constant expected on the output of the fly-back (represented by output filtering capacitors and the expected load change on the output).

If the application only requires 1 channel (PWM/FLT), channel B should be used and following change should be applied to this application diagram:

- leave DOUTA open
- connect RXAN/RXAP to GND
- connect DINA to GND



16-Sep-16 (Last Modification Date)

Application diagram (cnt'd)

Table below lists all required passive devices in the typical application drawn in Figure 41 and provides guidance on typical value and important selection criteria for those passives.

Passive ID	Туре	Function	Typ. Value (Capacitor dielectric)	Typ. Oper- ating Voltage/ Power	Rated Voltage/ Power	Comment
Cdec1	С	Main decoupling capacitor on VIN	2μF (X7R) ⁹	20V	50V	
Rfilt	R	Spike filtering	[1-20]Ω	10mW	TBD ¹⁰	
Cfilt	С	Decoupling and filter capacitor	100 nF (X7R) ⁹	20V	50V	
Cdec3	С	Voltage regulator output capacitor	1μF (X7R) ⁹	5V	10V	ESR typ. : 100mΩ
RU1	R	UVLO threshold setting				Refer to section Under-Voltage Lockout (UVLO) [page 15] for dimensioning information
RU2	R	UVLO threshold setting				Refer to section Under-Voltage Lockout (UVLO) [page 15] for dimensioning information
Rpua	R	Pull-up resistor	> 300Ω			Pay attention to power dissipation when selecting component
Rpub	R	Pull-up resistor	> 300Ω			Pay attention to power dissipation when selecting component
Cfltd	С	Fault timer value setting	Depends on system design	5V	10V	Refer to section PWM&FAULT datapath for dimensioning information
Cbsth	С	Bootstrap capaci- tor	[33-200]nF ⁹	5V	10V	
Rshunt	R	Shunt resistor	0.5Ω			
Crec	С	Rectification ca- pacitor		5V	10V	Cfr description above
Rsnub	R	Primary winding snubber resistor				Value depends on transformer characteristics
Csnub	С	Primary winding snubber capacitor		50V	100V	Value depends on transformer characteristics
Rsnuba	R	Auxiliary winding filter resistor			>	Value depends on transformer characteristics
Csnuba	С	Auxiliary winding filter capacitor		30V	50V	Value depends on transformer characteristics
Ccomp1	С	Control loop filter		5V	10V	Value depends on filter character- istics
Ccomp2	С	Control loop filter		5V	10V	Value depends on filter character- istics


Depends on resistor max rated operating temperature and application max ambient temperature

Value at room temperature, considering a voltage and temperature derating of -40% at the operating voltage and 175°C



16-Sep-16 (Last Modification Date)

Package Drawing



PQFP44 physical dimensions in mm (tolerance: +/- 0.2 mm)

Ordering Information

Product Name Ordering Reference		Package	Marking
CMT-HADES2P	CMT-TIT9687B-PQFP44-T	PQFP44	CMT-TIT9687B



16-Sep-16 (Last Modification Date)

Contact & Ordering

CISSOID S.A.

Headquarters and contact EMEA:	CISSOID S.A. – Rue Francqui, 3 – 1435 Mont Saint Guibert - Belgium T: +32 10 48 92 10 – F: +32 10 88 98 75 Email: sales@cissoid.com
Sales Representatives:	Visit our website: http://www.cissoid.com

Disclaimer

Neither CISSOID, nor any of its directors, employees or affiliates make any representations or extend any warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, and the absence of latent or other defects, whether or not discoverable. In no event shall CISSOID, its directors, employees and affiliates be liable for direct, indirect, special, incidental or consequential damages of any kind arising out of the use of its circuits and their documentation, even if they have been advised of the possibility of such a damage. The circuits are provided "as is". CISSOID has no obligation to provide maintenance, support, updates, or modifications.