FEATURES

- Works with 1.1V \sim 5.5V $V_{\rm IN}$
- Ultra Low Dropout Voltage
- Low Quiescent Current
- Excellent Line and Load Regulation
- Guaranteed Output Current of 2.0A
- Adjustable Output Voltage Down to 0.6V
- V_{OUT} Power OK Signal
- Programmable Soft-Start
- Logic Controlled Shutdown Option
- Over-Temperature/Over-Current Protection
- -40 $^\circ$ C to 125 $^\circ$ C Junction Temperature Range

APPLICATION

- Motherboards and Graphic Cards
- Microprocessor and Chipset Power Supplies
- Peripheral Cards / Low Voltage Digital ICs
- High Efficiency Linear Regulators
- SMPS Post Regulators

DESCRIPSION

The TJ2132 is a 2.0A high performance ultra low-dropout linear regulator ideal for powering core voltages of low-power microprocessors. The TJ2132 implements a dual supply configuration allowing for very low output impedance. The TJ2132 requires a bias input supply and a main input supply, allowing for ultra-low input voltages on the main supply rail. The input supply operates from 1.1V to 5.5V and the bias supply requires between 2.7V and 5.5V for proper operation. The Soft-Start reduces inrush current of the load capacitors and minimizes stress on the input power source during startup. The TJ2132 delivers high current and ultra-low-dropout output voltage as low as 0.6V for applications where V_{OUT} is very close to V_{IN} . The TJ2132 is developed on a CMOS technology which allows low quiescent current operation independent of output current. This technology also allows the TJ2132 to operate under extremely low dropout conditions.

OPERATING RATINGS

SOP8-PP
Star .
DFN 2x3-8L

ORDERING INFORMATION

Device	Package
TJ2132GDP	SOP8-PP
TJ2132GQ	DFN 2x3-8L

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT	
Recommend Operating Input Voltage	V _{IN}	1.1	5.5	V	
Recommend Operating Bias Voltage	V _{BIAS}	V _{OUT} +2.1	5.5	V	
Enable Input Voltage	V _{EN}	0	5.5	V	
Operating Junction Temperature Range	T _{JOPR}	-40	125	°C	
Package Thermal Resistance [*]	$\theta_{ ext{JA-SOP8-PP}}$	68		℃ /W	
	θ _{JC-SOP8-PP}	15		0,11	

* Calculated from package in sill air, mounted to 2.6mm X 3.5mm(minimum foot print) 2 layer PCB without thermal vias per JESD51 standards.


MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT
Lead Temperature (Soldering, 5 sec)	T _{SOL}		260	°C
Storage Temperature Range	T _{STG}	-65	150	°C


ORDERING INFORMATION

Package	Order No.	Description	Package Marking	Compliance	Supplied As	Status
SOP8-PP	TJ2132GDP	2.0A, Enable, Adjustable, Power OK, Soft start	TJ2132G	RoHS, Halogen Free	Reel	Active
DFN 2x3-8L	TJ2132GQ	2.0A, Enable, Adjustable, Power OK, Soft start	2132	RoHS, Halogen Free	Reel	Contact Us

ORDERING INFORMATION (Continued)




PIN CONFIGURATION




PIN DESCRIPTION

Pin No.	Pin Name	Pin Function
1	РОК	Power OK Indication. This pin is an Open-drain output and is set high impedance once V_{OUT} reaches 92% of its rating voltage.
2	EN	Enable Input. Pulling this pin below 0.4V turns the regulator off. Do not float.
3	IN	Power Input. This pin is the drain input to the power device that supply current to output pin.
4	BIAS	Supply Input for Internal Circuit. Input Bias Voltage for powering all circuitry on the regulator except the output power TR.
5	SS	Soft-Start Pin. Connect a capacitor between this pin and the ground to determine the soft-start time. If soft-start is not needed, the SS pin can be left floating. (Do not connect to ground directly.)
6	OUT	Power Output. This pin is power output of the device.
7	FB	Feedback Voltage. A resistor divider from the output to GND is used to set the regulation voltage as $V_{\text{OUT}}{=}$ 0.6V x (1+R2/R1)
8	GND	Ground
-	Thermal Exposed PAD	Connect to Ground.

BLOCK DIAGRAM



TYPICAL APPLICATION



ELECTRICAL CHARACTERISTICS

Unless otherwise specified: V_{BIAS} = 5V, V_{IN} = V_{O(NOM)} + 0.5V, V_{EN} = V_{BIAS}, I_L = 10 mA, T_J=25 $^\circ\!C$.

PARAMETER		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
Power Input Voltage		V _{IN}	V _{OUT} =V _{REF}	1.1	-	5.5	V		
			V _{OUT} =V _{REF}	2.7	-	5.5	V		
Bias Input Voltage		V _{BIAS}	V _{OUT} >V _{REF}	V _{OUT} +2.1		5.5	V		
Reference Voltage		V _{REF}	$V_{BIAS} = V_{IN} = V_{EN} = 5.0V$, $I_{OUT} = 10$ mA, $V_{OUT} = V_{REF}$	0.588	0.6	0.612	V		
V_{IN} Line Regulation ⁽¹⁾	Note 1)	$\Delta V_{\text{LINE(IN)}}$	V_{OUT} +0.5V< V_{IN} <5.5V, I_{OUT} =10mA	-	0.02	0.10	%/V		
V _{BIAS} Line Regulation	1 ^(Note 2)	$\Delta V_{\text{LINE(BIAS)}}$	V_{IN} =3.3V, I_{OUT} =10mA, V_{OUT} = V_{REF}	-	0.02	0.10	%/V		
Load Regulation ^{(Note}	3)	ΔV_{LOAD}	$\begin{array}{ll} 10\text{mA} < \text{I}_{\text{L}} <\!\!2\text{A}, & \text{V}_{\text{BIAS}} \!=\! \text{V}_{\text{IN}} \!=\! \text{V}_{\text{EN}} \!=\! 5.0\text{V}, \\ \text{V}_{\text{OUT}} \!=\! \text{V}_{\text{REF}} \end{array}$	-	0.05	0.35	%/A		
			$I_{L} = 0.5\text{A}, V_{\text{BIAS}} = V_{\text{EN}} = 5.0\text{V}, V_{\text{OUT}} = V_{\text{REF}}$	-	65	100			
Dropout Voltage		V _{DROP}	$I_L = 1.0A$, $V_{BIAS} = V_{EN} = 5.0V$, $V_{OUT} = V_{REF}$	-	130 180		mV		
			$I_L = 2.0A, V_{BIAS} = V_{EN} = 5.0V, V_{OUT} = V_{REF}$	-	250	380	0		
		т	$I_L = 10 \text{mA}$	-	0.1	0.5	mA		
Ground Pin Current ⁽	Note 4)	I_{GND1}	I _L = 2.0 A	-	0.1	0.5	mA		
		I _{GND2}	$V_{EN} < 0.4$ V, POK=open ^(Note5)	-	0.1	1.0	uA		
Enable Threshold	Logic High	V _{IH}	Output=High	1.5	-	-	V		
	Logic Low	V _{IL}	Output=Low	-	-	0.4	V		
EN Input Current		I _{EN}	$V_{EN}=V_{BIAS}=5.0V$	-	-	0.5	uA		
FB Power OK Thresh	nold	V _{POKTH}	$V_{BIAS} = V_{IN} = V_{EN} = 5.0V$, $V_{OUT} = V_{REF}$	-	92	-	%		
Power OK Hysteresis		V _{POKHYS}	$V_{BIAS} = V_{IN} = V_{EN} = 5.0V$, $V_{OUT} = V_{REF}$	-	7	-	%		
OCP Threshold Level I		I _{OCP}	$V_{BIAS} = V_{IN} = V_{EN} = 5.0V$, $V_{OUT} = V_{REF}$	-	3.5	-	А		
Thermal Shutdown Temperature T _s		T _{SD}		-	165	-	C		
Thermal Shutdown	Hysteresis	ΔT_{SD}		-	20	-	Ĵ		

Note 1. Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the input line voltage.

Note 2. Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the bias line voltage.


Note 3. Output voltage load regulation is defined as the change in output voltage from the nominal value due to change in load current. Regulation is measured at constant junction temperature by using a 10ms current pulse. Devices are tested for load regulation in the load range from 10mA to 2.0A


Note 4. $I_{GND} = I_{BIAS} + (I_{IN} - I_{OUT})$. The total current drawn from the supply is the sum of the load current plus the ground current.


Note 5. When POK pin is applied to V_{BIAS} through the resistor R3, I_{GND2} should be added to the bias current (V_{BIAS} - V_{POK}) / R3.


TYPICAL OPERATING CHARACTERISTICS


- TEST Circuit


















- V_{IN}: 1V/div, V_{OUT}: 1V/div, POK: 5V/div, 500us/div Start up @ I_{OUT} =10mA, Circuit #1 (C_{ff}=10nF, C_{SS}=470pF, R1=R2=10k Ω , V_{EN}=V_{BIAS}=5.0V)







(C_{ff}=10nF, C_{SS}=470pF, R1=R2=10k $\!\!\!\Omega,\,V_{IN}\!=\!1.7V,\,V_{EN}\!=\!5.0V)$









- V_{IN} : 1V/div, V_{OUT} : 1V/div, POK: 5V/div, 500us/div Start up @ I_{OUT} =2A, Circuit #1 (C_{ff}=10nF, C_{SS}=470pF, R1=R2=10k Ω , V_{EN} = V_{BIAS} =5.0V)




- V_{IN} : 2V/div, V_{BIAS} : 5V/div, V_{OUT} : 500mV/div, 500us/div Start up @ I_{OUT} =2A, Circuit #2 (C_{ff} =10nF, C_{SS} =470pF, R1=R2=10k Ω , V_{IN} =1.7V, V_{EN} =5.0V)



- V_{EN} : 2V/div, V_{OUT} : 500mV/div, POK: 2V/div, 500us/div Start up @ I_{OUT} =2A, Circuit #1 (C_{ff}=10nF, C_{SS}=470pF, R1=R2=10k Ω , V_{IN} =1.7V, V_{BIAS} =5.0V)




 $\label{eq:start} \begin{array}{l} - V_{\text{BIAS}} : \ 3V/\text{div}, \ V_{\text{EN}} : \ 2V/\text{div}, \ V_{\text{OUT}} : \ 500\text{mV/div}, \ 2\text{ms/div} \\ \\ \text{Start up @ } I_{\text{OUT}} = 10\text{mA}, \ \text{Circuit} \ \#1 \\ (C_{\text{SS}} \ \text{is varied}, \ C_{\text{rf}} = 10\text{nF}, \ \text{R1} = \text{R2} = 10\text{k}\Omega, \ V_{\text{IN}} = 1.7\text{V}, \ V_{\text{EN}} = V_{\text{BIAS}} = 5.0\text{V}) \end{array}$





- V_{EN}: 2V/div, V_{OUT}: 500mV/div, 1ms/div Start up @ $I_{OUT}{=}10mA,$ Circuit #1

(C_{ff} is varied, C_{SS}=open, R1=R2=10k $\!\!\Omega,\,V_{IN}=1.7V,\,V_{BIAS}=5.0V)$




Load Transient Response






- V_{BIAS} : 3V/div, V_{EN} : 2V/div, V_{OUT} : 500mV/div, 2ms/div Start up @ I_{OUT} =2A, Circuit #1

(CSS is varied, C_{ff}=10nF, R1=R2=10k $\! \Omega$, V_{IN}=1.7V, V_{EN}=V_{BIAS}=5.0V)




- V_{EN} : 2V/div, V_{OUT} : 500V/div, 2ms/div Start up @ $I_{\text{OUT}}{=}10\text{mA},$ Circuit #5


(C_{delay} is varied, C_{SS}=open, R1=R2=10k $\! \odot$, V_{IN}=1.7V, V_{BIAS}=5.0V)




 $(C_{\rm ff}{=}10 {\rm nF},\,C_{\rm SS}{=}470 {\rm pF},\,R1{=}R2{=}10 {\rm k}{\odot},\,V_{\rm IN}{=}1.7 {\rm V},\,V_{\rm EN}{=}V_{\rm BIAS}{=}5.0 {\rm V})$

■ VOUT +40.000m/div +1.400 +1.400 +1.320 +1.240 +1.240 +1.160 +1.080 +1.080 +1000.000m +1000.000m +2.000 +3.000 +4.000 +5.000 +6.000







- x-axis: V_{OUT} [V], y-axis: V_{BIAS}[V] V_{OUT} vs. V_{BIAS} @ V_{IN}=5.5V




V_{DROP} vs. V_{BIAS} @ V_{OUT}=1.2V









Jun. 2015 – Rev.1.1.4

TJ2132

APPLICATION INFORMATION

The TJ2132 is a high performance, low dropout linear regulator, designed for high current application that requires fast transient response. The TJ2132 operates from two input supply voltages, significantly reducing dropout voltage. The TJ2132 is designed so that a minimum of external component are necessary.

Bias Supply Voltage

The TJ2132 control circuitry is supplied by the BIAS pin which requires a very low bias current even at the maximum output current level. A bypass capacitor on the bias pin is recommended to improve the performance of the TJ2132 during line and load transient. A small ceramic capacitor from BIAS pin to ground reduces high frequency noise that could be injected into the control circuitry from the bias rail. In practical applications, a 1uF capacitor and smaller valued capacitors such as 0.01uF or 0.001uF in parallel with that larger capacitor may be used to decouple the bias supply. The BIAS input voltage must be 2.1V above the output voltage, with a minimum BIAS input voltage of 2.7V.

Adjustable Regulator Design

An adjustable output device has output voltage range of 0.6V to V_{BIAS} -2.1V. To obtain a desired output voltage, the following equation can be used two external resistors as presented in the typical application circuit. The resistor values are given by;

$$R_2 = R_1 \times (\frac{V_{OUT}}{0.6} - 1) \tag{1}$$

It is suggested to use R1 values lower than $10k\Omega$ to obtain better load transient performances. Even, higher values up to $100 k\Omega$ are suitable.

Enable

The TJ2132 feature an active high Enable input (EN) that allows on/off control of the regulator. The enable function of TJ2132 has hysteresis characteristics. Pulling V_{EN} lower than 0.4V disables the chip. Pulling V_{EN} higher than 1.5V enables the output voltage.

Supply Power Sequencing

In common applications where the power on transient of V_{IN} and V_{BIAS} voltages are not particularly fast (Tr > 100us), no power sequencing is required. Where voltage transient input is very fast(Tr<100us), it is recommended to have the V_{IN} voltage present before or, at least, at the same time as the V_{BIAS} voltage in order to avoid over voltage spikes during the power on transient.

Output Capacitors

The TJ2132 requires an of output capacitance to maintain stability. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The TJ2132 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor which value is at least 10uF on the TJ2132 output ensures stability. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. A minimum ceramic capacitor over than 10uF should be very closely placed to the output voltage pin of the TJ2132.

Input Capacitor

A large bulk capacitance over than 10uF should be closely placed to the input supply pin of the TJ2132 to ensure that the input supply voltage does not sag. Also a minimum of 10uF ceramic capacitor is recommended to be placed directly next to the IN pin. It allows for the device being some distance from any bulk capacitor on the rail. Additionally, input droop due to load transients is reduced, improving load transient response. Additional capacitance may be added if required by the application.

Soft Start Time

The TJ2132 has an internal current source that charges an external slow start capacitor to implement a slow start time. Equation 2 and Table 1 shows how to select a slow start capacitor based on an expected slow start time. The R is $302k\Omega$, V₀ is 0.6V and i(t) is 40nA.

$$T_{SS}(s) = -RC_{SS} \times \ln \frac{i(t)R}{V_0}$$
⁽²⁾

C _{SS}	Calculated Soft-Start Time	Measured Soft-Start Time
470pF	0.56ms	0.64ms
1nF	1.18ms	1.23ms
2.7nF	3.18ms	3.44ms
5.6nF	6.6ms	7.1ms
10nF	11.8ms	12.0ms

Table 1. Capacitor Values for the soft-start time

Decoupling (Bypass) Capacitor

In very electrically noisy environments, it is recommended that additional ceramic capacitors be placed from VIN to GND. The use of multiple lower value ceramic capacitors in parallel with output capacitor also allows to achieve better transient performance and stability if required by the application. (See Fig.1)

Feed-Forward Capacitor

To get the higher PSRR than the inherent performance of TJ2132, it is recommended that additional ceramic feed-forward capacitor be placed from OUT pin to FB pin. The capacitance of feed-forward capacitor with range of 10pF to 1uF allows to achieve better PSRR performance when required by the application. (See Fig.1)




Fig.1 Application with Decoupling & Feed-Forward Capacitor

Maximum Output Current Capability

The TJ2132 can deliver a continuous current of 2A over the full operating junction temperature range. However, the output current is limited by the restriction of power dissipation which differs from packages. A heat sink may be required depending on the maximum power dissipation and maximum ambient temperature of application. With respect to the applied package, the maximum output current of 2A may be still undeliverable due to the restriction of the power dissipation of TJ2132. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The temperatures over the device are given by:

$$\begin{split} T_{C} &= T_{A} + P_{D} \ X \ \theta_{CA} \\ T_{J} &= T_{C} + P_{D} \ X \ \theta_{JC} \\ T_{J} &= T_{A} + P_{D} \ X \ \theta_{JA} \end{split}$$

where T_J is the junction temperature, T_C is the case temperature, T_A is the ambient temperature, P_D is the total power dissipation of the device, θ_{CA} is the thermal resistance of case-to-ambient, θ_{JC} is the thermal resistance of junction-to-case, and θ_{JA} is the thermal resistance of junction to ambient.

The total power dissipation of the device is given by:

$$P_{D} = P_{IN} - P_{OUT} = \{(V_{IN} X I_{IN}) + (V_{BIAS} X I_{BIAS})\} - (V_{OUT} X I_{OUT})$$

where I_{GND} is the operating ground current of the device which is specified at the Electrical Characteristics. The maximum allowable temperature rise (T_{Rmax}) depends on the maximum ambient temperature (T_{Amax}) of the application, and the maximum allowable junction temperature (T_{Jmax}):

$$T_{Rmax} = T_{Jmax} - T_{Amax}$$

The maximum allowable value for junction-to-ambient thermal resistance, θ_{JA} , can be calculated using the formula:

$$\Theta_{JA} = T_{Rmax} / P_D$$

TJ2132 is available in SOP8-PP packages. The thermal resistance depends on amount of copper area or heat sink, and on air flow.

If proper cooling solution such as heat sink, copper plane area, or air flow is applied, the maximum allowable power dissipation could be increased. However, if the ambient temperature is increased, the allowable power dissipation would be decreased.

The following Fig.2 is valid for the thermal impedance specified in the Absolute Maximum Ratings section on page 1. And the following Table.2 shows the relationship of max power dissipation, ambient temperature and thermal resistance.




Fig.2 Power dissipation P_D vs. Ambient Temperature T_A

	θ _{JA} [°C/W]						
	68	66	64	62	60	58	56
T _A [°C]			Max Pov	ver Dissipat	tion [W]		
0	1.838	1.894	1.953	2.016	2.083	2.155	2.232
10	1.691	1.742	1.797	1.855	1.917	1.983	2.054
20	1.544	1.591	1.641	1.694	1.750	1.810	1.875
30	1.397	1.439	1.484	1.532	1.583	1.638	1.696
40	1.250	1.288	1.328	1.371	1.417	1.466	1.518
50	1.103	1.136	1.172	1.210	1.250	1.293	1.339
60	0.956	0.985	1.016	1.048	1.083	1.121	1.161
70	0.809	0.833	0.859	0.887	0.917	0.948	0.982
80	0.662	0.682	0.703	0.726	0.750	0.776	0.804
90	0.515	0.530	0.547	0.565	0.583	0.603	0.625
100	0.368	0.379	0.391	0.403	0.417	0.431	0.446
110	0.221	0.227	0.234	0.242	0.250	0.259	0.268
120	0.074	0.076	0.078	0.081	0.083	0.086	0.089

Table 2. Calculated Max Power dissipation P_D vs. θ_{JA} vs. T_A

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where $T_{J(MAX)}$ is the maximum operating junction temperature 125°C, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance. The junction to ambient thermal resistance for SOP8-PP package is 68°C/W, on JESD51 standard thermal test board. The maximum power dissipation at $T_A=25$ °C can be calculated by following formula:

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 68^{\circ}C/W = 1.471W$$

The thermal resistance θ_{JA} of SOP-8PP (Exposed Pad) is determined by the package design and the PCB

design. However, the package design has been decided. If possible, it's useful to increase thermal performance by the PCB design. The thermal resistance can be decreased by adding copper under the expose pad of SOP-8PP package. So, the specification of maximum power dissipation for an application is fixed, the proper plane area could be estimated by following graphs. Wider copper plane area leads lower θ_{JA} .

The maximum allowable power dissipation is also influenced by the ambient temperature. With the θ_{JA} -Copper plane area relationship, the maximum allowable power dissipation could be evaluated with respect to the ambient temperature. As shown in Fig.3 and Fig.4, the higher copper plane area leads lower θ_{JA} . And the higher ambient temperature leads lower maximum allowable power dissipation.




Fig.4 Thermal resistance θ_{JA} vs. Copper Area Layout Thermal Design