COM'L: H-5/7/10/15/25, Q-10/15/25

IND: H-15/25, Q-20/25

## Advanced Micro Devices

## **PALCE20V8 Family**

## **EE CMOS 24-Pin Universal Programmable Array Logic**

#### DISTINCTIVE CHARACTERISTICS

- Pin and function compatible with all GAL 20VR/As
- Electrically erasable CMOS technology provides reconfigurable logic and full testability
- High-speed CMOS technology
  - 5-ns propagation delay for "-5" version
  - 7.5-ns propagation delay for "-7" version
- Direct plug-in replacement for a wide range of 24-pin PAL devices
- Programmable enable/disable control
- Outputs individually programmable as registered or combinatorial

- Peripheral Component Interconnect (PCI) compliant
- Preloadable output registers for testability
- Automatic register reset on power-up
- Cost-effective 24-pin plastic SKINNYDIP and 28-pin PLCC packages
- Extensive third-party software and programmer support through FusionPLD partners
- Fully tested for 100% programming and functional yields and high reliability
- Programmable output polarity
- 5-ns version utilizes a split leadframe for improved performance

#### **GENERAL DESCRIPTION**


The PALCE20V8 is an advanced PAL device built with low-power, high-speed, electrically-erasable CMOS technology. Its macrocells provide a universal device architecture. The PALCE20V8 is fully compatible with the GAL20V8 and can directly replace PAL20R8 series devices and most 24-pin combinatorial PAL devices.

Device logic is automatically configured according to the user's design specification. A design is implemented using any of a number of popular design software packages, allowing automatic creation of a programming file based on Boolean or state equations. Design software also verifies the design and can provide test vectors for the finished device. Programming can be accomplished on standard PAL device programmers.

The PALCE20V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement

complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floating-gate cells in the AND logic array that can be erased electrically.

The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an active-high or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.




Publication# 16491 Rev. D Amendment /0 Issue Date: February 1996

2-155




# CONNECTION DIAGRAMS (Top View)

#### SKINNYDIP



## PLCC/LCC



#### Note:

Pin 1 is marked for orientation.

#### **PIN DESIGNATIONS**

CLK = Clock
GND = Ground

I = Input

I/O = Input/Output

NC = No Connect


OE = Output Enable

Vcc = Supply Voltage

### ORDERING INFORMATION

### Commercial and Industrial Products

AMD programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
PALCE20V8H-5	JC	15			
PALCE20V8H-7		/5			
PALCE20V8H-10	PC JC	Blank.			

-10 = 10 ns tpp-15 = 15 ns tpp-20 = 20 ns tpp -25 = 25 ns tpp

Valid Combinations					
PALCE20V8H-5	JC	15			
PALCE20V8H-7		/5			
PALCE20V8H-10	PC, JC	Blank, /4			
PALCE20V8Q-10		/5			
PALCE20V8H-15	PC, JC, PI, JI				
PALCE20V8Q-15	PC, JC	Blank,			
PALCE20V8Q-20	Pl, <u>Jl</u>	/4			
PALCE20V8H-25	DO 10 DI II				
PALCE20V8Q-25	PC, JC, PI, JI				

#### **Valid Combinations**

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**


The PALCE20V8 is a universal PAL device. It has eight independently configurable macrocells (MC<sub>0</sub>..MC<sub>7</sub>). Each macrocell can be configured as a registered output, combinatorial output, combinatorial I/O, or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 13 serve either as array inputs or as clock (CLK) and output enable (OE) for all flip-flops.

Unused input pins should be tied directly to Vcc or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALCE20V8 are automatically configured from the user's design specification, which can be in a number of formats. The design

specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALCE20V8. First, it can be programmed as an emulated PAL device. This includes the PAL20R8 series and most 24-pin combinatorial PAL devices. The PAL device programmer manufacturer will supply device codes for the standard PAL architectures to be used with the PALCE20V8. The programmer will program the PALCE20V8 to the corresponding PAL device architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed directly as a PALCE20V8. Here the user must use the PALCE20V8 device code. This option provides full utilization of the macrocells, allowing non-standard architectures to be built.



\* In Macrocells MC<sub>0</sub> and MC<sub>7</sub>, SG1 is replaced by SG0 on the feedback multiplexer.

Figure 1. PALCE20V8 Macrocell

## **Configuration Options**

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O or dedicated input. In the registered output configuration, the output buffer is enabled by the  $\overline{\text{OE}}$  pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, the buffer is always disabled. A macrocell configured as a dedicated input derives the input signal from an adjacent I/O.

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL00 through SL07 and SL10 through SL17). SG0 determines whether registers will be allowed. SG1 determines whether the PALCE20V8 will emulate a PAL20R8 family or a combinatorial device. Within each macrocell, SL0x, in conjunction with SG1, selects the configuration of the macrocell and SL1x sets the output as either active low or active high.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and SL0x are the control signals for all four multiplexers. In MC0 and MC7,  $\overline{\text{SG0}}$  replaces SG1 on the feedback multiplexer.

These configurations are summarized in table 1 and illustrated in figure 2.

If the PALCE20V8 is configured as a combinatorial device, the CLK and  $\overline{OE}$  pins may be available as inputs to the array. If the device is configured with registers, the CLK and  $\overline{OE}$  pins cannot be used as data inputs.

#### **Registered Output Configuration**

The control bit settings are SG0=0, SG1=1 and  $SL0_x=0$ . There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by  $SL1_x$ .  $SL1_x$  is an input to the exclusive-OR gate which is the D input to the flipflop.  $SL1_x$  is programmed as 1 for inverted output or 0 for non-inverted output. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from  $\overline{Q}$  on the register. The output buffer is enabled by  $\overline{QE}$ .

#### **Combinatorial Configurations**

The PALCE20V8 has three combinatorial output configurations: dedicated output in a non-registered device, I/O in a non-registered device and I/O in a registered device.

## Dedicated Output in a Non-Registered Device

The control settings are SG0=1, SG1=0, and  $SL0_x=0$ . All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the exception of pins 18(21) and 19(23). Pins 18(21) and 19(23) do not use feedback in this mode.

## Dedicated Input in a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and SL0x = 1. The output buffer is disabled. The feedback signal is an adjacent I/O pin.

## Combinatorial I/O in a Non-Registered Device

The control settings are SG0 = 1, SG1 = 1, and  $SL0_x = 1$ . Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

## Combinatorial I/O in a Registered Device

The control bit settings are SG0=0,SG1=1 and  $SL0_x=1$ . Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.


**Table 1. Macrocell Configurations** 

SG0	SG1	SL0x	Cell Configuration	Devices Emulated					
	Device has registers								
0	1	0	Registered	PAL20R8, 20R6,					
			Output	20R4					
0	1	1	Combinatorial I/O	PAL20R6, 20R4					
			Device has no regis	ters					
1	0	0	Combinatorial	PAL20L2,					
			Output	18L4,16L6,14L8					
1	0	1	Dedicated Input	PAL20L2,18L4,					
L				16L6					
1	1	1	Combinatorial I/O	PAL20L8					

#### **Programmable Output Polarity**

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.


Selection is made through a programmable bit  $SL1_x$  which controls an exclusive-OR gate at the output of the AND/OR logic. The output is active high if  $SL1_x$  is a 0 and active low if  $SL1_x$  is a 1.




OE CLK TO

**Registered Active Low** 


Registered Active High




Combinatorial I/O Active Low



Combinatorial I/O Active High




**Combinatorial Output Active Low** 



**Combinatorial Output Active High** 

## Notes:

- 1. Feedback is not available on pins 18 (21) and 19 (23) in the combinatorial output mode.
- 2. This macrocell configuration is not available on pins 18 (21) and 19 (23).



**Dedicated Input** 

16491D-5

Figure 2. Macrocell Configurations

## **Power-Up Reset**

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE20V8 depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic.

## **Register Preload**

The register on the PALCE20V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

## **Security Bit**

A security bit is provided on the PALCE20V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback and verification of the programmed pattern by a device programmer, securing proprietary designs from competitors. The bit can only be erased in conjunction with the array during an erase cycle.

## **Electronic Signature Word**

An electronic signature word is provided in the PALCE20V8. It consists of 64 bits of programmable memory that can contain any user-defined data. The signature data is always available to the user independent of the security bit.

## **Programming and Erasing**

The PALCE20V8 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

### **Quality and Testability**

The PALCE20V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming and post-programming functional yields in the industry.


## **Technology**

The high-speed PALCE20V8H is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

## **PCI Compliance**


The PALCE20V8H-7/10 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The PALCE20V8H-7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution.

# LOGIC DIAGRAM SKINNYDIP (PLCC and LCC) Pinouts



16491D-6

# LOGIC DIAGRAM (continued) SKINNYDIP (PLCC and LCC) Pinouts





#### **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

Commercial (C) Devices Temperature (T <sub>A</sub> ) Operating	
in Free Air	0°C to 75°C
Supply Voltage (Vcc) with	
Respect to Ground +4	.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH OF VIL VCC = Min	2.4		>
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min		0.5	٧
VIH	Input HiGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)		10	μА
lı.	Input LOW Leakage Current	VIN = 0 V, VCC = Max (Note 2)		-100	μА
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max Vin = ViH or ViL (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViH or ViL (Note 2)		-100	μА
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-150	mA
Icc (Static)	Supply Current	Outputs Open (lout = 0 mA), Vin = 0 V Vcc = Max		125	mA

- 1. These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Descriptions	Test Condition	Test Conditions		Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	ρF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

#### Note:

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Description	en		Min (Note 5)	Max	Unit
tPD	Input or Feedback to C	Input or Feedback to Combinatorial Output			5	ns
ts	Setup Time from Input	or Feedback to Clock	<u>-</u> -	3	-	ns
tн	Hold Time			0		ns
tco	Clock to Output			1	4	ns
tskewa	Skew Between Registe	ered Outputs (Note 4)	Outputs (Note 4)			ns
twL		LOW		3		ns
twн	Clock Width	HIGH	HIGH			ns
	Maximum fMAX Frequency	External Feedback	1/(ts + tco)	142.8		MHz
fMAX		Internal Feedback (fcnt)	1/(ts + tcF) (Note 6)	166		MHz
	(Note 3)	No Feedback	1/(tw+ + twL)	166		MHz
tPZX	OE to Output Enable			1	6	ns
texz	OE to Output Disable			1	5	ns
tea	Input to Output Enable	Input to Output Enable Using Product Term Control			6	ns
ten	Input to Output Disable	Using Product Term Control		2	5	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 4. Skew testing takes into account pattern and switching direction differences between outputs that have equal loading.
- Output delay minimums for t<sub>PD</sub>, t<sub>CO</sub>, t<sub>PZX</sub>, t<sub>PXZ</sub>, t<sub>EA</sub>, and t<sub>ER</sub> are defined under best case conditions. Future process improvements may alter these values therefore, minimum values are recommended for simulation purposes only.
- t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation: t<sub>CF</sub> = 1/f<sub>MAX</sub> (internal feedback) – t<sub>S</sub>.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



## **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) Operating	
in Free Air	. 0°C to 75°C
Supply Voltage (Vcc) with	
Respect to Ground +4.7	'5 V to +5.25 \

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		>
Vol	Output LOW Voltage	I <sub>OL</sub> = 24 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		8.0	٧
lін	Input HIGH Leakage Current	Vin = 5.25 V, Vcc = Max (Note 2)		10	μА
lıL	Input LOW Leakage Current	VIN = 0 V, VCC = Max (Note 2)		100	μА
ЮZН	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max Vin = Vih or Vil (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = Vih or ViL (Note 2)		-100	μ <b>A</b>
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-150	mA
lcc (Dynamic)	Supply Current	Outputs Open (lout = 0 mA) Vcc = Max, f = 25 MHz		115	mA

- 1. These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Descriptions	Test Conditions		Тур	Unit
Cin	Input Capacitance	VIN = 2.0V	Vcc = 5.0 V, Ta = 25°C,	5	pF
Соит	Output Capacitance	Vouт = 2.0 V	f = 1 MHz	8	pF

#### Note:

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Description				Max	Unit
<b>t</b> PD	Input or Feedback to Combinatorial Output  8 Outputs Switching 1 Output Switching		3	7.5	ns	
			1 Output Switching	3	7	ns
ts	Setup Time from In	put or Feedback to Clock		5		ns
tH	Hold Time			0		ns
tco	Clock to Output			1	5	ns
tskewr	Skew Between Reg	otween Registered Outputs (Note 4)			1	ns
twL	Ola ali Milab	LOW		4		ns
twn	Clock Width HIGH		4		ns	
	Maximum Frequency	External Feedback	1/(ts + tco)	100		MHz
fMAX		Internal Feedback (fcnt)	1/(ts + tcr) (Note 6)	125		MHz
	(Note 3)	No Feedback	1/(tw+ twL)	125		MHz
tPZX	OE to Output Enable			1	6	ns
texz	OE to Output Disable			1	6	ns
tea	Input to Output Enable Using Product Term Control			3	9	ns
ten	Input to Output Disable Using Product Term Control			3	9	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 4. Skew testing takes into account pattern and switching direction differences between outputs that have equal loading.
- Output delay minimums for t<sub>PD</sub>, t<sub>CO</sub>, t<sub>PZX</sub>, t<sub>EA</sub>, and t<sub>ER</sub> are defined under best case conditions. Future process improvements may alter these values therefore, minimum values are recommended for simulation purposes only.
- t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation:
   t<sub>CF</sub> = 1/f<sub>IMAX</sub> (internal feedback) t<sub>S</sub>.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



## ABSOLUTE MAXIMUM RATINGS

ADOCEOTE MAXIMOM TIXTINGO
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 75^{\circ}C) \dots 100 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) Operating	
in Free Air	0°C to 75°C
Supply Voltage (Vcc) with	
Respect to Ground +4.75	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IoL = 24 mA VIN = VIH or VIL Vcc = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		<b>&gt;</b>
ViL	input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
hн	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)		10	μА
lil.	Input LOW Leakage Current	VIN = 0 V, VCC = Max (Note 2)		-100	μА
lozн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViH or ViL (Note 2)		-100	μĀ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-150	mA
lcc (Dynamic)	Supply Current	Outputs Open (louт = 0 mA) Vcc ≈ Max, f = 25 MHz		115	mA

- 1. These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Description	Test Conditio	ns	Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	pF
Соит	Output Capacitance	Vout ≈ 2.0 V	f = 1 MHz	8	pF_

#### Note:

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Description			Min (Note 4)	Max	Unit
<b>t</b> PD	Input or Feedback to Combinatorial Output			3	10	an
ts	Setup Time from Inpu	t or Feedback to Clock		7.5		ns
tн	Hold Time			0		ns
tco	Clock to Output			3	7.5	ns
twL	Clock Width LOW HIGH		6		ns	
twн			6		ns	
	Maximum Frequency	External Feedback	1/(ts + tco)	66.7		MHz
fmax		Internal Feedback (fcnt)	1/(ts + tcF) (Note 5)	71.4		MHz
	(Note 3) No Feedback 1/(twn + twl.)		83.3		MHz	
tezx	OE to Output Enable			2	10	ns
texz	OE to Output Disable			2	10	ns
tea .	Input to Output Enable Using Product Term Control			3	10	ns
ter	Input to Output Disab	le Using Product Term Control		3	10	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- Output delay minimums for t<sub>PD</sub>, t<sub>CO</sub>, t<sub>PZX</sub>, t<sub>PX</sub>, t<sub>EA</sub>, and t<sub>ER</sub> are defined under best case conditions. Future process improvements may alter these values therefore, minimum values are recommended for simulation purposes only.
- t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation: t<sub>CF</sub> = 1/f<sub>MAX</sub> (internal feedback) ~ t<sub>S</sub>.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



#### ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) Operating	
in Free Air	0°C to 75°C
Supply Voltage (Vcc) with	
Respect to Ground +4.75	V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		8.0	٧
lін	Input HIGH Leakage Current	Vin = 5.25 V, Vcc = Max (Note 2)		10	μΑ
li <u>L</u>	Input LOW Leakage Current	Vin = 0 V, Vcc = Max (Note 2)		-100	μА
lozh	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max Vin = Vih or Vil (Note 2)		10	μА
lozi	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = Vih or ViL (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-150	mA
Icc (Dynamic)	Supply Current	Outputs Open (Iout = 0 mA) Vcc = Max, f = 15 MHz (Note 4)		55	mA

- 1. These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. This parameter is guaranteed worst case under test conditions. Refer to the ICC vs. frequency graph for typical measurements.

Parameter Symbol	Parameter Description	Test Conditio	Test Conditions		Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

#### Note:

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description			Min (Note 4)	Max	Unit
tpD	Input or Feedback	to Combinatorial Output		3	10	ns
ts	Setup Time from In	put or Feedback to Clock		7.5		ns
tн	Hold Time			0		ns
tco	Clock to Output			3	7.5	ns
twL	LOW			6		ns
twн	Clock Width HIGH		6		ns	
	Maximum Frequency	External Feedback	1/(ts + tco)	66.7		MHz
fmax		Internal Feedback (fcnt)	1/(ts + tcr) (Note 5)	71.4		MHz
	(Note 3) No Feedback 1/(twh + twl.)		83.3		MHz	
tpzx	OE to Output Enable			2	10	ns
tpxz	OE to Output Disable			2	10	ns
tea	Input to Output Enable Using Product Term Control			3	10	ns
ten	Input to Output Disable Using Product Term Control			3	10	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- Output delay minimums for t<sub>PD</sub>, t<sub>CO</sub>, t<sub>PZX</sub>, t<sub>PXZ</sub>, t<sub>EA</sub>, and t<sub>ER</sub> are defined under best case conditions. Future process improvements may after these values therefore, minimum values are recommended for simulation purposes only.
- 5. t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation: t<sub>CF</sub> = 1/f<sub>MAX</sub> (internal feedback) t<sub>S</sub>.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



## **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) Operating	
in Free Air	0°C to +75°C
Supply Voltage (Vcc)	
with Respect to Ground +	4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min		2.4		٧
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min	ï		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0		>
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	٧
liн	Input HIGH Leakage Current	VIN = 5.25 V, VCC = Max (Note 2)	Vin = 5.25 V, Vcc = Max (Note 2)		10	μА
ħL	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 2)	Vin = 0 V, Vcc = Max (Note 2)		-100	μА
lozн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max Vin = Vih or ViL (Note 2)			10	μА
lozı	Off-State Output Leakage Current LOW	VOUT = 0 V, VCC = Max VIN = VIH OT VIL (Note 2)			-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)		-30	-150	mA
lcc	Supply Current	Outputs Open (IouT = 0 mA) H Vcc = Max, f = 15 MHz Q			90 55	mA

- 1. These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

#### Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter		<del>.</del>		-15	5	-25	5	
Symbol	Parameter D	Parameter Description				Min	Max	Unit
t <sub>PD</sub>	Input or Feed	back to Combinatorial Out	put		15		25	ns
ts	Setup Time f	rom Input or Feedback to C	Clock	12		15		ns
tH	Hold Time			0		0		ns
tco	Clock to Outp	out	ut				12	ns
twL	Clark Michib	LOW		8		12		ns
twn	Clock Width	HIGH	_	8		12		ns
	Maximum	External Feedback	1/(ts + tco)	45.5		37	1.	MHz
fmax	Frequency	Internal Feedback (fcnt)	1/(ts + tcr) (Note 4)	50		40		MHz
	(Note 3)	No Feedback	1/(tw+ + twL)	62.5		41.6		MHz
tpzx	OE to Output	OE to Output Enable			15		20	ns
tpxz	OE to Output	o Output Disable			15		20	ns
tea	Input to Outp	Output Enable Using Product Term Control			15		25	ns
ten	Input to Outp	out Disable Using Product T	erm Control		15		25	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation: t<sub>CF</sub> = 1/f<sub>MAX</sub> (internal feedback) – t<sub>S</sub>.



### ARSOLUTE MAXIMUM RATINGS

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

Industrial (I) Devices Temperature (T <sub>A</sub> ) Operating	
in Free Air	40°C to +85°C
Supply Voltage (Vcc)	+4.5.V to +5.5.V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min		2.4		>
VoL	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min			0.5	>
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		1	0.8	٧
lін	Input HIGH Leakage Current	Vin = 5.5 V, Vcc = Max (Note 2)	·		10	μΑ
l <sub>IL</sub>	Input LOW Leakage Current	Vin = 0 V, Vcc = Max (Note 2)			-100	μА
lozh	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μА
lozı	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = Vih or ViL (Note 2)			-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)		-30	-150	mA
lcc	Supply Current	Outputs Open (IouT = 0 mA)  Vcc = Max, f = 15 MHz  Q			130 65	mA

- 1. These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Description	Test Conditio	ns	Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

#### Note:


 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter				-1	5	-2	0	-2	25	
Symbol	Parameter De	· Description			Max	Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input or Feedb	ack to Combinatorial C	Output		15		20		25	ns
ts	Setup Time fro	om Input or Feedback t	o Clock	12		13		15		ns
tн	Hold Time			0		0		0		ns
tco	Clock to Outpu	ut			10		11		12	ns
twL	Clock Width	LOW		8		10		12		ns
twn	CIOCK WIGHT	HIGH		8		10		12		ns
	Maximum	External Feedback	1/(ts + tco)	45.5		41.6		37		MHz
fmax	Frequency (Note 3)	Internal Feedback (fcnt)	1/(ts + tcF) (Note 4)	50		45.4		40		MHz
		No Feedback	1/(tw+ + twL)	62.5		50.0		41.6		MHz
tpzx	OE to Output Enable				15		18		20	ns
texz	OE to Output Disable				15		18		20	ns
<b>t</b> EA	Input to Output Enable Using Product Term Control				15		18		20	ns
ten	Input to Outpu	t Disable Using Produc	t Term Control		15		18		20	ns

- 2. See Switching Test Circuit for test conditions.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation: t<sub>CF</sub> = 1/f<sub>MAX</sub> (internal feedback) – t<sub>S</sub>.


## **SWITCHING WAVEFORMS**






## **Combinatorial Output**


**Registered Output** 





#### **Clock Width**


Input to Output Disable/Enable



**OE** to Output Disable/Enable


- 1. VT = 1.5 V
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns 5 ns typical.

## **KEY TO SWITCHING WAVEFORMS**



KS000010-PAL

## **SWITCHING TEST CIRCUIT**




**Switching Test Circuit** 

16491D-12

			Com	Commercial		
Specification	S <sub>1</sub>	CL	R <sub>1</sub>	R <sub>2</sub>	Measured Output Value	
tpp, tco	Closed				1.5 V	
tpzx, tea	Z → H: Open Z → L: Closed	50 pF	200 Ω	390 Ω	1.5 V	
tPXZ, tER	H → Z: Open L → Z: Closed	5 pF		H-5: 200 Ω	H → Z: VoH − 0.5 V L → Z: VoL + 0.5 V	

## TYPICAL Icc CHARACTERISTICS Vcc = 5.0 V. T<sub>A</sub> = 25°C



Icc vs. Frequency

The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for  $l_{CC}$ . From this midpoint, a designer may scale the  $l_{CC}$  graphs up or down to estimate the  $l_{CC}$  requirements for a particular design.



## **ENDURANCE CHARACTERISTICS**

The PALCE20V8 is manufactured using AMD's advanced electrically erasable process. This technology

uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.

## **Endurance Characteristics**

Symbol	Parameter	Test Conditions	Min	Unit
ton	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles


## **ROBUSTNESS FEATURES**

The PALCE20V8X-X/5 have some unique features that make them extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits negative overshoot, eliminating the possibility of false clocking


caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns for the /5 versions.

Selected /4 devices are also being retrofitted with these robustness features. See the chart below for device listings.

## INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR SELECTED /5 VERSION AND SELECTED /4 VERSIONS\*



**Typical Input** 



#### **Typical Output**

16491D-14

*	Device	Rev Letter
	PALCE20V8H-10	K
	PALCE20V8H-15	K, J
	PALCE20V8Q-15	J
	PALCE20V8H-25	J
	PALCE20V8Q-25	J

#### Topside Marking:


AMD CMOS PLDs are marked on top of the package in the following manner:


#### **PALCEXXXX**

Datecode (3 numbers) Lot ID (4 characters)--(Rev Letter)

The Lot ID and Rev Letter are separated by two spaces.

## INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR SELECTED /5 VERSIONS\*





16491D-15

*	Device	Rev Letter
	PALCE20V8H-10	با
	PALCE20V8H-15	L, M
	PALCE20V8Q-15	М
	PALCE20V8H-25	М
	PALCE20V8Q-25	М

#### Topside Marking:

AMD CMOS PLDs are marked on top of the package in the following manner:

#### **PALCEXXX**

Datecode (3 numbers) Lot ID (4 characters)——(Rev Letter)
The Lot ID and Rev Letter are separated by two spaces.




## **POWER-UP RESET**

The PALCE20V8 has been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will be HIGH independent of the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below.

Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Min	Max	Unit
tPR	Power-Up Reset Time		1000	ns
ts	Input or Feedback Setup Time	See Switching		
twL	Clock Width LOW	Characteristics		



**Power-Up Reset Waveforms** 



## TYPICAL THERMAL CHARACTERISTICS

## /4 Devices (PALCE20V8H-10/4)

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур		
Symbol	Parameter Description		SKINNYDIP	PLCC	Unit
θ <sub>jc</sub>			19	19	°C/W
θ <sub>ja</sub>			73	55	•c/w
<del>0</del> jma	Thermal impedance, junction to ambient with air flow	200 lfpm air	61	45	°C/W
		400 lfpm air	53	41	∘c\w
		600 lfpm air	50	38	°C/W
		800 lfpm air	47	36	°C/W

## /5 Devices (PALCE20V8H-7/5)

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур		
Symbol	Parameter Description		SKINNYDIP	PLCC	Unit
θϳϲ	$\theta_{jc}$ Thermal impedance, junction to case $\theta_{ja}$ Thermal impedance, junction to ambient		18	16	°C/W
θja			69	51	°C/W
θ <sub>jma</sub>	θ <sub>jma</sub> Thermal impedance, junction to ambient with air flow	200 lfpm air	60	42	°C/W
		400 lfpm air	54	37	°C/W
		600 lfpm air	50	36	°C/W
		800 lfpm air	×	Х	°C/W

#### Plastic 6ic Considerations

The data listed for plastic  $\theta$  c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.