## Advanced Micro Devices

## Am27C040

## 4 Megabit (524,288 x 8-Bit) CMOS EPROM

#### DISTINCTIVE CHARACTERISTICS

- Fast access time
  - 100 ns
- Low power consumption
  - 100 μA maximum CMOS standby current
- **■** JEDEC-approved pinout
  - Plug in upgrade of 1 Mbit EPROM and 2 Mbit EPROMs
  - Easy upgrade from 28-pin JEDEC EPROMs
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite™ programming
  - Typical programming time of 1 minute
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Compact 32-pin DIP, PDIP, LCC and PLCC packages require no hardware change for upgrades to 8 Mbits
- DESC SMD No. 5962-91752

#### **GENERAL DESCRIPTION**


The Am27C040 is a 4 Mbit ultraviolet erasable programmable read-only memory. It is organized as 512K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C040 offers separate Output Enable (OE) and Chip Enable (CE)

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100  $\mu$ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C040 supports AMD's Flashrite programming algorithm (100 µs pulses) resulting in typical programming time of 1 minute.



14971C-1




#### **PRODUCT SELECTOR GUIDE**

Family Part No.	Am27C040						
Ordering Part No:							
Vcc ±5%	-105	-125		ĺ			
Vcc±10%	-100	-120	-150	-200			
Max Access Time (ns)	100	120	150	200			
CE (E) Access (ns)	100	120	150	200			
OE (G) Access (ns)	40	50	65	75			

#### **CONNECTION DIAGRAMS**

**Top View** 




#### Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.

#### LOGIC SYMBOL PIN DESIGNATIONS A0-A18 Address Inputs $\overline{CE}$ $(\overline{E})/\overline{PGM}$ $(\overline{P})$ Chip Enable Input A0-A18 DQ0-DQ7 Data Input/Outputs OE (G) Output Enable Input DQ0-DQ7 Vcc Vcc Supply Voltage Program Supply Voltage $V_{PP}$ CE (E)/PGM (P) Vss Ground OE (G) 14971C-4

# ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C040-100	DC, DCB, LC, LCB					
AM27C040-105	DA BAR DI DIR					
AM27C040-120	DC, DCB, DI, DIB, LC, LCB, LI, LIB					
AM27C040-125	20, 200, 21, 210					
AM27C040-150	DC, DCB, DE, DEB,					
AM27C040-200	DI, DIB, LC, LCB, LI, LIB, LE, LEB					

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



## ORDERING INFORMATION

## **OTP Products (Preliminary)**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
AM27C040-100	_				
AM27C040-105					
AM27C040-120	DO 10 DI 11				
AM27C040-125	PC, JC, PI, JI				
AM27C040-150					
AM27C040-200					


#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## **MILITARY ORDERING INFORMATION**

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C040-120						
AM27C040-150						
AM27C040-200	/BXA, /BUA					
AM27C040-250						

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

## FUNCTIONAL DESCRIPTION Erasing the Am27C040

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C040 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C040. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000  $\mu\text{W}/\text{cm}^2$  for 15 to 20 minutes. The Am27C040 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C040, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C040 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### Programming the Am27C040

Upon delivery, or after each erasure, the Am27C040 has all 4,194,304 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C040 through the procedure of programming.

The programming mode is entered when 12.75 V  $\pm$  0.25 V is applied to the V<sub>PP</sub> pin,  $\overline{\text{CE}}/\overline{\text{PGM}}$  is at V<sub>IL</sub> and  $\overline{\text{OE}}$  is at V<sub>IL</sub>

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 µs programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C040. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

#### **Program Inhibit**

Programming of multiple Am27C040s in parallel with different data is also easily accomplished. Except for  $\overline{\text{CE/PGM}}$ , all like inputs of the parallel Am27C040 may be common. A TTL low-level program pulse applied to an Am27C040  $\overline{\text{CE/PGM}}$  input with  $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}$ , and  $\overline{\text{OE}}$  HIGH will program that Am27C040. A high-level  $\overline{\text{CE/PGM}}$  input inhibits the other Am27C040s from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with  $\overline{OE}$  and  $\overline{CE/PGM}$  at  $V_{IL}$ , and  $V_{PP}$  between 12.5 V and 13.0 V.

#### **Auto Select Mode**

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$  ambient temperature range that is required when programming the Am27C040.

To activate this mode, the programming equipment must force 12.0 V  $\pm$  0.5 V on address line A9 of the Am27C040. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code, and Byte 1 (A0 =  $V_{IH}$ ), the device identifier code. For the Am27C040, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

#### **Read Mode**

The Am27C040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE/PGM}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from  $\overline{\text{CE/PGM}}$  to output (tcs). Data is available at the outputs toe after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE/PGM}}$  has been LOW and addresses have been stable for at least tacc – toe.

## Standby Mode

The Am27C040 has a CMOS standby mode which reduces the maximum Vcc current to 100  $\mu$ A. It is placed in CMOS-standby when  $\overline{\text{CE/PGM}}$  is at Vcc  $\pm$  0.3 V. The Am27C040 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when  $\overline{\text{CE/PGM}}$  is at V<sub>IH</sub>. When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{\text{OE}}$  input.

#### **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that  $\overline{CE/PGM}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control

bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

#### **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1  $\mu F$  ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### MODE SELECT TABLE

Mode		CE/PGM	ŌĒ	AO	A9	Vpp	Outputs
Read		VIL	VIL	Х	Х	Х	Dout
Output Disabl	le	VıL	Vін	Х	Х	X	High Z
Standby (TTL	.)	ViH	Х	Х	Х	Х	High Z
Standby (CM	OS)	Vcc ± 0.3 V	Х	Х	Х	х	High Z
Program		VIL	Vін	Х	Х	VPP	Din
Program Verify		ViL	VIL	Х	Х	Vpp	Dout
Program Inhit	oit	ViH	X	Х	X	Vpp	High Z
Auto Select	Manufacturer Code	VIL	VIL	VíL	VH	х	01H
(Note 3)	Device Code	VIL	VIL	ViH	Vн	Х	9BH

#### Notes:

- 1.  $V_H = 12.0 V \pm 0.5 V$
- 2. X can be either VIL or VIH
- 3.  $A1-A8 = A10-A18 = V_R$



## **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature:         -65°C to +125°C           OTP Products         -65°C to +150°C           All Other Products         -65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect to Vss: All pins except A9, Vpp, and
Vcc (Note 1)0.6 V to Vcc + 0.6 V
A9 and V <sub>PP</sub> (Note 2)0.6 V to 13.5 V
Vcc0.6 V to 7.0 V

#### Notes:

- During transitions, the input may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V<sub>CC</sub> + 2.0 V for periods of up to 20 ns.
- During transitions, A9 and V<sub>PP</sub> may overshoot V<sub>SS</sub> to -2.0
  V for periods of up to 20 ns. A9 and V<sub>PP</sub> must not exceed
  13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Commercial (C) Devices
Case Temperature (Tc) 0°C to +70°C
Industrial (I) Devices
Case Temperature (Tc)40°C to +85°C
Extended Commercial (E) Devices
Case Temperature (Tc)55°C to +125°C
Military (M) Devices
Case Temperature (Tc)55°C to +125°C
Supply Read Voltages:
Vcc for Am27C040-XX5 +4.75 V to +5.25 V
Vcc for Am27C040-XX0 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL products, Group A, Subgroups 1, 2, 3, 6 and 7 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Test Conditions			Unit
Vон	Output HIGH Voltage	Юн =400 μA		2.4		٧
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage			-0.5	+0.8	٧
le.	Input Load Current	Vin = 0 V to Vcc	Vin = 0 V to Vcc C/I Devices		1.0	
			E/M Devices		5.0	μΑ
LO	Output Leakage Current	Vour = 0 V to Vcc	Vout = 0 V to Vcc C/I Devices E/M Devices		5.0	
					10.0	μA
ICC1	Vcc Active Current	CE = VIL, f = 5 MHz,	C/I Devices		40	
	(Note 3)	lout = 0 mA	lout = 0 mA E/M Devices		60	mA
lcc2	Vcc TTL Standby Current	CE = ViH		1.0	mA	
lcc3	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V	<u>CE</u> = V <sub>CC</sub> ± 0.3 V			μΑ
IPP1	VPP Current During Read	CE = OE = VIL, VPP =	CE = OE = VIL, VPP = VCC			μА

#### Notes:

- 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.
- 2. Caution: The Am27C040 must not be removed from (or inserted into) a socket when Vcc or Vep is applied.
- 3.  $I_{CC1}$  is tested with  $\overline{OE}/V_{PP} = V_{IH}$  to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
   Maximum DC Voltage on output pins is V<sub>CC</sub> + 0.5 V, which may overshoot to V<sub>CC</sub> + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.0 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V. f = 5 MHz



#### CAPACITANCE

Parameter			CD	CDV032 CLV032		032	PD 032		PL 032		
Symbol	Parameter Description	Test Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Cin	Input Capacitance	Vin = 0 V	10	12	8	10	10	12	8	10	ρF
Соит	Output Capacitance	Vout = 0 V	12	15	9	12	12	15	9	12	рF

#### Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. TA = +25°C, f = 1 MHz.

# SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

	ameter	Am27C040								
	mbols Standard	Parameter Description	Test Conditions		-105 -100	-125 -120	-150	-200	-255 -250	Unit
tavqv	tacc	Address to Output Delay	CE = OE = VIL	Min Max	100	120	150	200	250	ns
tELQV	tCE	Chip Enable to Output Delay	ŌĒ = VIL	Min Max	100	120	150	200	250	ns
tGLQV	to <sub>E</sub>	Output Enable to Output Delay	CE = VIL	Min Max	40	50	55	60	60	ns
tehoz tghoz	tDF (Note 2)	Chip Enable HIGH or Output Enable		Min	0	0	0	0	0	
		HIGH, whichever comes first, to Output Float		Мах	30	30	30	40	60	ns
taxox	tон	Output Hold from Addresses, CE, or		Min	0	0	0	0	0	ns
		OE, whichever occurred first		Max						113

#### Notes:

- 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C040 must not be removed from, or inserted into a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF,


Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 V to 2.4 V,

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V,

Outputs: 0.8 V and 2 V


Am27C040

### **SWITCHING TEST CIRCUIT**



C<sub>L</sub> = 100 pF including jig capacitance

### **SWITCHING TEST WAVEFORM**




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0." Input pulse rise and fall times are ≤ 20 ns.

## **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	<b>M</b> ay Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
<b>&gt;&gt;</b>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

#### **SWITCHING WAVEFORM**



- Notes:
- 1.  $\overline{OE}$  may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from OE or CE, whichever occurs first.