Am2946/Am2947

Octal Three-State Bidirectional Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus-oriented systems; PNP inputs reduce input loading
- V_{CC} 1.15V_{OH} interfaces with TTL, MOS and CMOS
- 48mA, 300pF bus drive capability; Low power 8mA per bidirectional bit
- Am2946 inverting transceivers; Am2947 noninverting transceivers; Transmit/Receive and Chip Disable simplify control logic
- Bus port stays in hi-impedance state during power up/ down


GENERAL DESCRIPTION

The Am2946 and Am2947 are 8-bit state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24mA drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive, determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a 3-state condition. Chip Disable is functionally the same as an active LOW chip select.

The output high voltage (V_{OH}) is specified at V_{CC} \sim 1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.

BLOCK DIAGRAM




BD002530

Am2946 has inverting transceivers.


05406A


CONNECTION DIAGRAM TOD VIEW

D-20-1




Note: Pin 1 is marked for orientation






METALLIZATION AND PAD LAYOUT



DIE SIZE .069" x .089" Note: The Am2946 has inverting transceivers

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations					
Am2946 Am2947	PC DC, DCB, DM, DMB XC				

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

Pin No.	Name	1/0	Description
	A ₀ -A ₇	1/0	A port inputs/outputs are receiver output drivers when T/R is LOW and are transmit inputs when T/R is HIGH.
	B ₀ -B ₇	1/0	B port inputs/outputs are transmit output drivers when T/R is HIGH and receiver inputs when T/R is LOW.
9	CD	1	Chip Disable forces all output drivers into 3-state when HIGH (same function as active LOW chip select, S).
11	T/R	ŀ	Transmit/Receive direction control determines whether A port or B port drivers are in 3-state. With T/R HIGH A

FUNCTION TABLE

Inputs		Conditions				
Chip Disable	L	L	Н			
Transmit/Receive	L	Н	Х			
A Port	Out	In	HI-Z			
B Port	ln	Out	HI-Z			

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to	+ 150°C
Supply Voltage	7.0V
Input Voltage	
Output Voltage	5,5V
Lead Temperature (Solder, 10 seconds)	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits of the device is guaranteed	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description		Test Conditions			Min	Typ (Note 1)	Max	Units	
A PORT (Ag-A7										
∕ін	Logical "1" Input Voltage		CD = VIL MAX, T/	∕R = 2.0V			2.0			Volts
V	Logical "0" Input Voltage		CD = VILMAX			COM, F			0.8	11-14-
VIL	cogical o imput voltage		T/H = 2.0V			MIL			0.7	Voits
			CD = VIL MAX,		Юн = -	0.4mA	V _{CC} - 1.15	V _{CC} = 0.7		
VOH	Logical "1" Output Voltage		T/R = 0.8V		Юн = -	3.0mA	2.7	3.95		Volts
			CD - VIL MAX,	I _{OL} = 12mA				0.3	0.4	
VOL	Logical "0" Output Voltage		T/R = 0.8V	TO THE WINDS				0.35	0.50	Volts
los	Output Short Circuit Current		CD = V _{IL} MAX, T/ V _{CC} = MAX, Note		- 0V,		-10	-38	-75	mA
iH .	Logical "1" Input Current		CD = VIL MAX, T/	Æ = 2.0V, V _i =	2.7V			0.1	80	μА
· ·	Input Current at Maximum Input	Voltage							1	mA
IL	Logical "0" Input Current		CD = VIL MAX, T/					-70	-200	μА
/c	Input Clamp Voltage		CD = 2.0V, IIN = -	12mA				-0.7	-1.5	Volts
					Vo = 0.	4 V			- 200	
OD	Output/input 3-State Current		CD = 2.0V V _O = 4.0V				80	μΑ		
B PORT (Bg-87)									
VIH	Logical "1" input Voltage		CD = VIL MAX, T/	F - VIL MAX			2.0			Volts
			CD = VIL MAX.			COM'L			0.8	
VIL	Logical "0" Input Voltage		T/R = VIL MAX			MIL			0.7	Volts
					Юн = -		V _{CC} -1.15	V _{CC} -0.8		
V _{OH}	Logical "1" Output Voltage		CD = VIL MAX, T/南 = 2.0V		Юн = -		2.7	3.9		Voits
					Юн = -	10mA	2.4	3.6		
	CD = V _{IL} MAX, I _{OL} = 20m		0mA		0.3	0.4				
VOL	Logical "0" Output Voltage		T/A = 2.0V		loL = 46	BmA		0.4	0.5	Volts
os	Output Short Circuit Current		CD = V _{IL} MAX, T/ V _{CC} = MAX, Note		- 0V	·	- 25	-50	- 150	mA
lH	Logical "1" Input Current		CD - VIL MAX, TA	A VIL MAX	V ₁ = 2.7V	,		0.1	80	μA
1	Input Current at Minimum Input	Voltage	CD = 2.0V, V _{CC} =	MAX, VI - VC	C MAX		•		1	mA
IL	Logical "0" Input Current		CD = VIL MAX, T/	/R - VIL MAX,	V _I = 0.4V	,		-70	-200	μА
Vc	Input Clamp Voltage		CD = 2.0V, I _{IN} = ~	12mA				-0.7	-1.5	Volts
					V _O = 0.	4V			- 200	
co	Output/Input 3-State Current		CD = 2.0V		V _O = 4.	0V			200	μΑ
CONTROL INPU	JTS CD, T/R									
и н	Logical "1" Input Voltage						2.0			Volts
VIL	Logical "0" Input Voltage					COM'L		*****	0.8	Volts
Ін	Logical "1" Input Current		V ₁ = 2.7V					0.5	20	μΑ
ı	Input Current at Maximum Input	t Voltage	VCC = MAX, VI =	V _{CC} MAX					1.0	mA
						T/R		-0.1	-0.25	
lit.	Logical "0" Input Current		V _I = 0.4V			CD		-0.1	-0.25	mA
/c	Input Clamp Voltage		I _{IN} = - 12mA					-0.8	- 1.5	Volts
POWER SUPPL	Y CURRENT									
			CD = V _I = 2.0V, V					70	100	
		un2840	CD = 0.4V. V _{INA} = T/R = 2			x		100	150	mA.
1CC	Power Supply Current	m2047P	CD = 2.0V, V _I = 0.4V, V _{CC} = MAX			70	100	ļ "' ^		
	1 1	m2947B	CD = VINA = 0.4V	T/R = 2.0V	VCC = MA	X		90	140	Ì

SWITCHING TEST CIRCUIT

PULSE GENERATOR SO C C TEST C TEST C TEST C C

Am2946

MEUT

1,5V

1,5V

1,5V

1,5V

1,5V

1,5V

WF003150


SWITCHING TIME WAVEFORM

Note: C1 includes test fixture capacitance.

 $t_r = t_f < 10 \text{ns} 10\% \text{ to } 90\%$

Figure 1. Propagation Delay from A Port to B Port or from B Port to A Port.

TC001480




Note: C2 and C3 include test fixture capacitance.

B PORT STEEL STEEL

t. = tc <

 $t_r = t_f < 10$ ns 10% to 90%

Figure 2. Propagation Delay from T/R to A Port or B Port.



PORT 1.8V PLZ PV PZH PV

Note: C₄ includes test fixture capacitance. Port input is in a fixed logical condition.

 $t_r = t_f < 10$ ns 10% to 90%

Figure 3. Propagation Delay from CD to A Port or B Port.

SWITCHING CHARACTERISTICS (T_A = $\pm 25^{\circ}$ C, V_{CC} = 5.0V) Am2946

Parameter	Description	Test Conditions	Typ (Note 1)	Max	Units
	A PORT DAT	A/MODE SPECIFICATIONS			
[†] PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/\overline{R} = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	8	12	ns
[†] PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/\overline{R} = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	11	16	ns
[†] PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	10	15	ns
tphza	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
^t PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 30pF$	19	25	ns
t _{PZHA}	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$	19	25	ns
	B PORT DAT	A/MODE SPECIFICATIONS			
tPDHLB	Propagation Delay to a Logical "0" from	CD = 0.4V, T/\overline{H} = 2.4V (Figure 1) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$	12	18	ns
	A Port to 8 Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	7	12	ns
t _{PDLHB}	Propagation Delay to a Logical "1" from	CD = 0.4V, T/ \overline{R} = 2.4V (Figure 1) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$	15	20	ns
7 0010	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	9	14	ns
t _{PLZB}	Propagation Delay from a Logical "0" to 3-State from CD to B Port	A ₀ to A ₇ = 2.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 15pF	13	18	ns
t _{PHZB}	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A ₀ to A ₇ = 0.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 15pF	8	15	ns
	Propagation Delay from 3-State to a Logical "0"	A ₀ to A ₇ = 0.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF	25	35	ns
[†] PZLB	from CD to B Port	$S_3 = 1$, $R_5 = 667\Omega$, $C_1 = 45pF$	16	22	ns
		A ₀ to A ₇ = 0.4V, T/R = 2.4V (Figure 3)			
[†] PZHB	Propagation Delay from 3-State to a Logical "1"	S ₃ = 0, R ₅ = 1k, C ₄ = 300pF	22	35	ns
PZNB	from CD to B Port	S ₃ = 0, R ₅ = 5k, C ₁ = 45pF	14	22	ns
	TRANSMIT RECI	EIVE MODE SPECIFICATIONS			
		CD = 0.4V (Figure 2)			
THL	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	$S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 5pF$	23	33	ns
		S ₂ = 1, R ₃ = 1k, C ₂ = 30pF			
	Propagation Delay from Transmit Mode to Receive	CD = 0.4V (Figure 2)			
TRH	a Logical "1", T/R to A Port	$S_1 = 0$, $R_4 = 100\Omega$, $C_3 = 5pF$	22	33	ns
		S ₂ = 0, R ₃ = 5k, C ₂ = 30pF			
	Propagation Delay from Transmit Mode to Receive	CD = 0.4V (Figure 2)	ne l	0.5	
t RTL	a Logical "O", T/R to B Port	$S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 300$ pF	26	35	ns
		$S_2 = 1$, $R_3 = 300\Omega$, $C_2 = 5pF$ CD = 0.4V (Figure 2)			
ton:	Propagation Delay_from Transmit Mode to Receive	$S_1 = 0$, $R_4 = 1k$, $C_3 = 300pF$	27	35	ns
^t АТН	a Logical "1", T/R to B Port	$S_2 = 0$, $R_3 = 300\Omega$, $C_2 = 5pF$		35	l lis
	I typical values given are for Voc = 5.0V and T _A = 2				

Note: 1. All typical values given are for V_{CC} = 5.0V and T_A = 25°C. 2. Only one output at a time should be shorted.

$\begin{tabular}{ll} \textbf{SWITCHING CHARACTERISTICS} & \textbf{over operating range unless otherwise specified} \\ \textbf{Am2946} & \end{tabular}$

			COMMERCIAL Am2946	MILITARY Am2946	
Parameter	Description	Test Conditions	Max	Max	Units
	A 1	PORT DATA/MODE SPECIFICATIONS	3		
tpdhla	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/R = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	16	19	ns
†PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/R = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	20	23	ns
[†] PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/R = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	18	21	ns
†PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B ₀ to B ₇ = 0.4V, T/R = 0.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 15pF	18	21	ns
[†] PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B ₀ to B ₇ = 2.4V, T/H = 0.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 30pF	28	33	ns
[†] PZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B ₀ to B ₇ = 0.4V, T/R = 0.4V (Figure 3) S ₃ = 0, R ₅ = 5k, C ₄ = 30pF	28	33	ns
	8 (PORT DATA/MODE SPECIFICATIONS	;		_
[†] PDHLB	Propagation Delay to a Logical	CD = 0.4V, T/\overline{R} = 2.4V (Figure 1) $R_1 = 100Ω, R_2 = 1k, C_1 = 300pF$	24	29	ns
PUPLE	"0" from A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	16	19	ns
†PDLHB	Propagation Delay to a Logical	CD = 0.4V, T/R = 2.4V (Figure 1) R ₁ = 100Ω, R ₂ = 1k, C ₁ = 300pF	25	30	ns
TOLING	"1" from A Port to B Port	R ₁ = 667Ω, R ₂ = 5k, C ₁ = 45pF	19	22	ns
t _{PLZB}	Propagation Delay from a Logical "0" to 3-State from CD to 8 Port	A ₀ to A ₇ = 2.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 15pF	23	26	ns
трнив	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A ₀ to A ₇ = 0.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 15pF	18	21	ns
tezla	Propagation Delay from 3-State to a Logical "O" from CD to B Port	A ₀ to A ₇ = 2.4V, T/\overline{R} = 2.4V(Figure 3) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF	38	43	ns
	a Logical o from CD to a Port	$S_3 = 1$, $R_5 = 667\Omega$, $C_4 = 45pF$	26	30	ns
†PZHB	Propagation Delay from 3-State to a Logical "1" from CD to B Port	A ₀ to A ₇ = 0.4V, T/R = 2.4V(Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 300pF	38	43	ns
	a Logical "1" from CD to B Port	S ₃ = 0, R ₅ = 5k, C ₄ = 45pF	26	30	ns
	TRAN	SMIT RECEIVE MODE SPECIFICATION	ONS		
t _{TRL}	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	CD = 0.4V (Figure 2) S ₁ = 1, R ₄ = 100Ω, C ₃ = 5pF S ₂ = 1, R ₃ = 1k, C ₂ = 30pF	38	43	ns
тян	Propagation Delay from Transmit Mode to Receive a Logical ''1", T/R to A Port	CD = 0.4V (Figure 2) S ₁ = 0, R ₄ = 100Ω, C ₃ = 5pF S ₂ = 0, R ₃ = 5k, C ₂ = 30pF	38	43	ns
^t RTL	Propagation Delay from Receive Mode to Transmit a Logical "0", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 300\Omega$, $C_2 = 5pF$	41	47	ns
^t RTH	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 0$, $R_4 = 1k$, $C_3 = 300pF$ $S_2 = 0$, $R_3 = 300\Omega$, $C_2 = 5pF$	41	47	ns

SWITCHING CHARACTERISTICS (T_A = +25°C, V_{CC} = 5.0V) Am2947

Parameter	Description	Test Conditions	Typ (Note 1)	Max	Units
	A PORT DAT	A/MODE SPECIFICATIONS			
[†] PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/R = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	14	18	ns
[†] PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/R = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	13	18	ns
t _{PLZA}	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	11	15	ns
I PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
†PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B ₀ to B ₇ = 0.4V, T/\overline{A} = 0.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 30pF	19	25	ns
t _{PZHA}	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$	19	25	ns
	B PORT DAT	A/MODE SPECIFICATIONS			
t _{PDHLB}	Propagation Delay to a Logical "0" from A Port to B Port	CD = 0.4V, T/\overline{R} = 2.4V (Figure 1) R_1 = 100 Ω , R_2 = 1k, C_1 = 300pF	18	23	ns
	A FOIL TO B FOIL	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	11	18	ns
†POLHB	Propagation Delay to a Logical "1" from	GD = 0.4V, T/ \overline{R} = 2.4V (Figure 1) R_1 = 100 Ω , R_2 = 1k, C_1 = 300pF	16	23	ns
4 DEID	A Port to B Port	R ₁ = 667Ω, R ₂ = 5k, C ₁ = 45pF	11	18	ns
[†] PLZB	Propagation Delay from a Logical "0" to 3-State from CD to B Port	A_0 to $A_7 = 0.4V$, $T/\overline{R} = 2.4V$ (Figure 3) S_3 , = 1, $R_5 = 1k$, $C_4 = 15pF$	13	18	ns
t _{PHZ8}	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A_0 to $A_7 = 2.4V$, $T/\overline{R} = 2.4V$ (Figure 3) S_3 , = 0, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
	Propagation Delay from 3-State to a Logical "0"	A ₀ to A ₇ = 0.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF	25	35	ns
t _{PZLB}	from CD to B Port	$R_3 = 1$, $R_5 = 667\Omega$, $C_1 = 45pF$	16	22	ПŜ
	Propagation Delay from 3-State to a Logical "1"	A ₀ to A ₇ = 2.4V, T/ \overline{R} = 2.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 300pF	26	35	ns
^t PZHB	from CD to B Port	S ₃ = 0, R ₅ = 5k, C ₁ = 45pF	14	22	ns
	TRANSMIT REC	EIVE MODE SPECIFICATIONS			
		CD = 0.4V (Figure 2)			
t _{TRL}	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	$S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 5pF$	28	38	ns
		S ₂ = 1, R ₃ = 1k, C ₂ = 30pF CD = 0.4V (Figure 2)			
tтян	Propagation Delay from Transmit Mode to Receive	$S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 5pF$	28	38	ns
· idn	a Logical "1", T/A to A Port	S ₂ = 0, R ₃ = 5k, C ₂ = 30pF			
		CD = 0.4V (Figure 2)			
^t ATL	Propagation Delay from Transmit Mode to Receive a Logical "0", T/A to B Port	$S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 300pF$	31	40	ns
		$S_2 = 0$, $R_3 = 300\Omega$, $C_2 = 5pF$			
•	Propagation Delay from Transmit Mode to Receive	CD = 0.4V (Figure 2) S ₁ = 0, R ₄ = 1k, C ₃ = 300pF	31	40	ns
^t RTH	a Logical "1", T/R to B Port	$S_1 = 0$, $H_4 = 1k$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 300\Omega$, $C_2 = 5pF$	31	♣0	115
	The state of the Mark Took and Took	52 = 1, H3 = 30014, C2 = 5PF	L		

Note: 1. All typical values given are for $V_{\rm CC}$ = 5.0V and $T_{\rm A}$ = 25°C. 2. Only one output at a time should be shorted.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am2947

			COMMERCIAL Am2947	MILITARY Am2947	
Parameter	Description	Test Conditions	Max	Max	Units
	A F	ORT DATA/MODE SPECIFICATIONS			•
TPDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/R = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	21	24	ns
1PDLHA	Propagation Delay to a Logical	CD = 0.4V, T/R = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	21	24	ns
[†] PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B_0 to $B_7 = 0.4V$, $T/R = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	18	21	ns
†PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/R = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	18	21	ns
†PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B ₀ to B ₇ = 0.4V, T/R = 0.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 30pF	28	33	ns
^t PZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B_0 to $B_7 = 2.4V$, $T/R = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$	28	33	ns
		ORT DATA/MODE SPECIFICATIONS			
	1	CD = 0.4V, T/R = 2.4V (Figure 1)			Τ
teoni.e	Propagation Delay to a Logical	$R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$	28	34	ns
4 5/165	"O" from A Port to 8 Port	R ₁ = 667Ω, R ₂ = 5k, C ₁ = 45pF	22	25	ns
	Propagation Delay to a Logical	CD = 0.4V, $T/R = 2.4V$ (Figure 1) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$	28	34	ns
PDLHB "1" from A Port to B Port	"1" from A Port to B Port	R ₁ = 667Ω, R ₂ = 5k, C ₁ = 300pr	22	25	ns
t _{PLZ} B	Propagation Delay from a Logical "0" to 3-State from CD to B Port	A ₀ to A ₇ = 0.4V, T/H = 2.4V (Figure 3)	23	26	ns
	Propagation Delay from a Logical	S ₃ = 1, R ₅ = 1k, C ₄ = 15pF A ₀ to A ₇ = 2.4V, T/R = 2.4V (Figure 3)			
tPHZB	"1" to 3-State from CD to B Port	S ₃ = 0, R ₅ = 1k, C ₄ = 15pF	18	21	ns
	Propagation Delay from 3-State to	A ₀ to A ₇ = 0.4V, T/ \overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF	38	43	ns
^t PZLB	a Logical "0" from CD to B Port	S ₃ = 1, R ₅ = 867Ω, C ₄ = 45pF	28	30	na
		A ₀ to A ₇ = 2.4V, $T/R = 2.4V$ (Figure 3)	38	43	na
^t PZHB	Propagation Delay from 3-State to a Logical "1" from CD to B Port	S ₃ = 0, R ₅ = 1k, C ₄ = 300pF			
		S ₃ = 0, R ₅ = 5k, C ₄ = 45pF	26	30	ns.
	TRANS	BMIT RECEIVE MODE SPECIFICATION	ons		
trac	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 0$, $R_4 = 100\Omega$, $C_3 = 5pF$ $S_2 = 1$, $R_3 = 1k$, $C_2 = 30pF$	42	48	ns
^t TRH	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 5pF$ $S_2 = 0$, $R_3 = 5k$, $C_2 = 30pF$	42	48	ns
trt.	Propagation Delay from Receive Mode to Transmit a Logical "0", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 300\Omega$, $C_2 = 5pF$	45	51	ns
^t RTH	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 0$, $R_4 = 1k$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 300\Omega$, $C_2 = 5pF$	45	51	ns