## PALCE22V10 Family

## 24-Pin EE CMOS Versatile PAL Device



V A N I I S AN AMD COMPANY

## DISTINCTIVE CHARACTERISTICS

- As fast as 5-ns propagation delay and 142.8 MHz fmax (external)
- Low-power EE CMOS
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Peripheral Component Interconnect (PCI) compliant (-5/-7/-10)
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP, 24-pin SOIC, 24-pin Flatpack and 28-pin PLCC and LCC packages save space
■ 5-ns and 7.5-ns versions utilize split leadframes for improved performance


## GENERAL DESCRIPTION

The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.
The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.
The product terms are connected to the fixed OR array with a varied distribution from 8 to16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active
high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.
AMD's FusionPLD program allows PALCE22V10 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that thirdparty tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar.

## BLOCK DIAGRAM



## CONNECTION DIAGRAMS

## Top View

## SKINNYDIP/SOIC/FLATPACK

| CLK/Io $1^{\bullet}$ | 24 |
| :---: | :---: |
| $1{ }_{1} \square_{2}$ | 23 |
| $\mathrm{I}_{2} \square_{3}$ | 22 |
| $1_{3} \square 4$ | 21 |
| $14 \zeta 5$ | 20 |
| 6 | 19 |
| 7 | 18 |
| 8 | 17 |
| 9 | 16 |
| 10 | 15 |
| 10011 | 14 |
| GND 12 | 13 |



16564D-3

* For -5 , this pin must be grounded for guaranteed data sheet performance. If not grounded, AC timing may degrade by about 10\%.


## Note:

Pin 1 is marked for orientation.

## PIN DESIGNATIONS

```
CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect
Vcc = Supply Voltage
```


## ORDERING INFORMATION

## Commercial and Industrial Products

AMD programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


## 1 AMD

## FUNCTIONAL DESCRIPTION

The PALCE22V10 allows the systems engineer to implement the design on-chip, by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.

The PALCE22V10 has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 1). The configuration choice is made according to the user's design
specification and corresponding programming of the configuration bits $S_{0}-S_{1}$. Multiplexer controls are connected to ground (0) through a programmable bit, selecting the " 0 " path through the multiplexer. Erasing the bit disconnects the control line from GND and it is driven to a high level, selecting the " 1 " path.

The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

## Variable Input/Output Pin Ratio

The PALCE22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.


16564D-4
Figure 1. Output Logic Macrocell Diagram

## Registered Output Configuration

Each macrocell of the PALCE22V10 includes a D-type flip-flop for data storage and synchronization. The flipflop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration $\left(S_{1}=0\right)$, the array feedback is from $\bar{Q}$ of the flip-flop.

## Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ( $\mathrm{S}_{1}=1$ ). In the combinatorial configuration the feedback is from the pin.


Registered/Active Low


Registered/Active High


Combinatorial/Active Low


Combinatorial/Active High

Figure 2. Macrocell Configuration Options

## 7 AMD

## Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

## Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit $\mathrm{S}_{0}$ in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high $\left(S_{0}=1\right)$.

## Preset/Reset

For initialization, the PALCE22V10 has Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

## Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PALCE22V10 will depend on the programmed output polarity. The $\mathrm{V}_{\mathrm{Cc}}$ rise must be monotonic and the reset delay time is 1000 ns maximum.

## Register Preload

The register on the PALCE22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows
direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

## Security Bit

After programming and verification, a PALCE22V10 design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

## Programming and Erasing

The PALCE22V10 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

## Quality and Testability

The PALCE22V10 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

## Technology

The high-speed PALCE22V10 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clear switching.

## PCI Compliance

The PALCE22V10H-5/7/10 is fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The PALCE22V10H-5/7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design.

## LOGIC DIAGRAM <br> SKINNYDIP/SOIC/FLATPACK (PLCC/LCC) Pinouts



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with Respect
to Ground
. . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . -0.5 V to V cc +1.0 V
DC Output or I/O Pin
Voltage . . . . . . . . . . . . . . . . . -0.5 V to Vcc +1.0 V
Static Discharge Voltage
2001 V
Latchup Current $\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$ $\qquad$ 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air $\qquad$ $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) with
Respect to Ground $\qquad$ +4.75 V to +5.25 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \mathrm{IOL}=16 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V} \text { IH or } \mathrm{VIL} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ |  | 0.4 | V |
| VIH | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  | 0.8 | V |
| IIH | Input HIGH Leakage Current | VIN $=$ Vcc, Vcc = Max (Note 2) |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Leakage Current | VIN = 0 V, Vcc = Max (Note 2) |  | -100 | $\mu \mathrm{A}$ |
| lozH | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout = Vcc, VcC = Max, } \\ & \text { VIN = VIL or VIH (Note 2) } \end{aligned}$ |  | 10 | $\mu \mathrm{A}$ |
| IozL | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { Vout = } 0 \text { V, VCC = Max, } \\ & \text { VIN = VIL or VIH (Note 2) } \end{aligned}$ |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\begin{aligned} & \text { Vout }=0.5 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max} \\ & \text { (Note 3) } \end{aligned}$ | -30 | -130 | mA |
| Icc (Static) | Supply Current | Outputs Open, (lout $=0 \mathrm{~mA}$ ), $\mathrm{Vcc}=\mathrm{Max}$ |  | 125 | mA |
| Icc <br> (Dynamic) | Supply Current | Outputs Open, (lout $=0 \mathrm{~mA}$ ), $\mathrm{Vcc}=\mathrm{Max}, \mathrm{f}=25 \mathrm{MHz}$ |  | 140 | mA |

## Notes:

1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=2.0 \mathrm{~V}$ | $\mathrm{V} C \mathrm{C}=5.0 \mathrm{~V}$ <br> $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ | 5 | p |
| COUT | Output Capacitance | VOUT $=2.0 \mathrm{~V}$ | 8 | pF |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| tpd | Input or Feedback to Combinatorial Output |  |  |  | 5 | ns |
| ts1 | Setup Time from Input or Feedback |  |  | 3 |  | ns |
| ts2 | Setup Time from SP to Clock |  |  | 4 |  | ns |
| th | Hold Time |  |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 4 | ns |
| tskewr | Skew Between Registered Outputs (Note 3) |  |  |  | 0.5 | ns |
| tar | Asynchronous Reset to Registered Output |  |  |  | 7.5 | ns |
| tarw | Asynchronous Reset Width |  |  | 4.5 |  | ns |
| tARR | Asynchronous Reset Recovery Time |  |  | 4.5 |  | ns |
| tSPR | Synchronous Preset Recovery Time |  |  | 4.5 |  | ns |
| twL | Clock Width | LOW |  | 2.5 |  | ns |
| twh |  | HIGH |  | 2.5 |  | ns |
| $\mathrm{fmax}^{\text {max }}$ | Maximum <br> Frequency <br> (Note 4) | External Feedback | 1/(ts + tco) | 142.8 |  | MHz |
|  |  | Internal Feedback (fcnt) | 1/(ts + tcF) (Note 5) | 150 |  | MHz |
|  |  | No Feedback | 1/(twh + twL) | 200 |  | MHz |
| teA | Input to Output Enable Using Product Term Control |  |  |  | 6 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 5.5 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. Skew is measured with all outputs switching in the same direction.
4. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. $t_{C F}$ is a calculated value and is not guaranteed. tCF can be found using the following equation:
$t_{C F}=1 / f_{\text {MAX }}$ (internal feedback) $-t_{s}$.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature........ . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with Respect
to Ground $\qquad$ .... -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . 0.5 V to $\mathrm{V} \mathrm{cc}+1.0 \mathrm{~V}$
DC Output or I/O Pin
Voltage ..................... -0.5 V to $\mathrm{Vcc}+1.0 \mathrm{~V}$
Static Discharge Voltage
2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) $\qquad$ 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air $\qquad$ $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc) with
Respect to Ground $\qquad$
Operating Ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \text { IoL }=16 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{VCC}_{2 c}=\mathrm{Min} \end{array}$ |  | 0.4 | V |
| VIH | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  | 0.8 | V |
| IIH | Input HIGH Leakage Current | $\mathrm{VIN}_{\text {I }}=\mathrm{Vcc}, \mathrm{Vcc}=\mathrm{Max}$ (Note 2) |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Leakage Current | VIN $=0 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 2) |  | -100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout = VCc, VCC = Max, } \\ & \text { VIN = VIL or VIH (Note 2) } \end{aligned}$ |  | 10 | $\mu \mathrm{A}$ |
| lozl | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { Vout = } 0 \text { V, VCC = Max, } \\ & \text { VIN = VIL or VIH (Note 2) } \end{aligned}$ |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\begin{aligned} & \text { Vout }=0.5 \mathrm{~V}, \mathrm{VcC}=\text { Max } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\text { Note } 3) \end{aligned}$ | -30 | -130 | mA |
| Icc (Static) | Supply Current | Outputs Open, (lout $=0 \mathrm{~mA}$ ), $\mathrm{Vcc}=\mathrm{Max}$ |  | 115 | mA |
| Icc <br> (Dynamic) | Supply Current | Outputs Open, (lout $=0 \mathrm{~mA}$ ), $\mathrm{VCC}=\mathrm{Max}, \mathrm{f}=25 \mathrm{MHz}$ |  | 140 | mA |

## Notes:

1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=2.0 \mathrm{~V}$ | $\mathrm{V} C \mathrm{C}=5.0 \mathrm{~V}$ <br> $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ | 5 | p |
| COUT | Output Capacitance | VOUT $=2.0 \mathrm{~V}$ | 8 | pF |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | PDIP |  | PLCC |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| tPD | Input or Feedback to Combinatorial Output |  |  | 3 | 7.5 | 3 | 7.5 | ns |
| ts1 | Setup Time from Input or Feedback |  |  | 5 |  | 4.5 |  | ns |
| ts2 | Setup Time from SP to Clock |  |  | 6 |  | 6 |  | ns |
| th | Hold Time |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output |  |  | 2 | 5 | 2 | 4.5 | ns |
| tskewr | Skew Between Registered Outputs (Note 3) |  |  |  | 1 |  | 1 | ns |
| tar | Asynchronous Reset to Registered Output |  |  |  | 10 |  | 10 | ns |
| tarw | Asynchronous Reset Width |  |  | 7 |  | 7 |  | ns |
| tarr | Asynchronous Reset Recovery Time |  |  | 7 |  | 7 |  | ns |
| tSPR | Synchronous Preset Recovery Time |  |  | 7 |  | 7 |  | ns |
| twL | Clock Width | LOW |  | 3.5 |  | 3.0 |  | ns |
| twh |  | HIGH |  | 3.5 |  | 3.0 |  | ns |
| fmax | Maximum <br> Frequency <br> (Note 4) | External Feedback | 1/(ts + tco) | 100 |  | 111 |  | MHz |
|  |  | Internal Feedback (fCNT) | 1/(ts + tcF) (Note 5) | 125 |  | 133 |  | MHz |
|  |  | No Feedback | 1/(twh + twL) | 142.8 |  | 166 |  | MHz |
| teA | Input to Output Enable Using Product Term Control |  |  |  | 7.5 |  | 7.5 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 7.5 |  | 7.5 | ns |

Notes:
2. See Switching Test Circuit for test conditions.
3. Skew is measured with all outputs switching in the same direction.
4. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. $t_{C F}$ is a calculated value and is not guaranteed. tCF can be found using the following equation: $t_{C F}=1 / f_{\text {MAX }}$ (internal feedback) $-t_{s}$.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with Respect
to Ground $\qquad$ .... -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to $\mathrm{V} \mathrm{Cc}+1.0 \mathrm{~V}$
DC Output or I/O Pin
Voltage ..................... -0.5 V to $\mathrm{Vcc}+1.0 \mathrm{~V}$
Static Discharge Voltage
2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air $\qquad$ $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc) with
Respect to Ground $\qquad$ +4.75 V to +5.25 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \hline \mathrm{IOL}=16 \mathrm{~mA} & \mathrm{VIN}=\mathrm{V} \text { IH or } \mathrm{VIL} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ |  | 0.4 | V |
| VIH | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  | 0.8 | V |
| IIH | Input HIGH Leakage Current | VIN = Vcc, $\mathrm{Vcc}^{\text {a }}$ Max (Note 2) |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 2) |  | -100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout = Vcc, VcC = Max, } \\ & \text { VIN = VIL or VIH (Note 2) } \end{aligned}$ |  | 10 | $\mu \mathrm{A}$ |
| lozl | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { Vout = } 0 \text { V, VCC = Max } \\ & \text { VIN = VIL or VIH (Note 2) } \end{aligned}$ |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\begin{aligned} & \text { Vout }=0.5 \mathrm{~V}, \mathrm{~V} \text { cc }=\text { Max } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\text { Note 3) } \end{aligned}$ | -30 | -130 | mA |
| Icc <br> (Dynamic) | Supply Current | Outputs Open, (lout $=0 \mathrm{~mA}$ ), $\mathrm{Vcc}=\mathrm{Max}, \mathrm{f}=25 \mathrm{MHz}$ |  | 120 | mA |

## Notes:

1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. VOUT $=0.5 V$ has been chosen to avoid test problems caused by tester ground degradation.

## CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=2.0 \mathrm{~V}$ | $\mathrm{V} C \mathrm{C}=5.0 \mathrm{~V}$ <br> $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ | 5 | p |
| COUT | Output Capacitance | VOUT $=2.0 \mathrm{~V}$ | 8 | pF |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| tpd | Input or Feedback to Combinatorial Output |  |  |  | 10 | ns |
| ts1 | Setup Time from Input or Feedback |  |  | 6 |  | ns |
| ts2 | Setup Time from SP to Clock |  |  | 7 |  | ns |
| th | Hold Time |  |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 6 | ns |
| taR | Asynchronous Reset to Registered Output |  |  |  | 13 | ns |
| tarw | Asynchronous Reset Width |  |  | 8 |  | ns |
| taRR | Asynchronous Reset Recovery Time |  |  | 8 |  | ns |
| tSPR | Synchronous Preset Recovery Time |  |  | 8 |  | ns |
| twL | Clock Width | LOW |  | 4 |  | ns |
| twh |  | HIGH |  | 4 |  | ns |
| fmax | Maximum <br> Frequency <br> (Note 3) | External Feedback | 1/(ts + tco) | 83.3 |  | MHz |
|  |  | Internal Feedback (fcnt) | 1/(ts + tcF) (Note 4) | 110 |  | MHz |
|  |  | No Feedback | 1/(twh + twL) | 125 |  | MHz |
| tEA | Input to Output Enable Using Product Term Control |  |  |  | 10 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 9 | ns |

Notes:
2. See Switching Test Circuit for test conditions.
3. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
4. $t_{C F}$ is a calculated value and is not guaranteed. $t_{C F}$ can be found using the following equation: $t_{C F}=1 / f_{\text {MAX }}$ (internal feedback) $-t_{s}$.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . .......... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with Respect
to Ground . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to $\mathrm{V} \mathrm{Cc}+1.0 \mathrm{~V}$
DC Output or I/O Pin
Voltage $\qquad$
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) ...... 100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc) with
Respect to Ground . . . . . . . . . . . . +4.75 V to +5.25 V
Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{VIN}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{VIL}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \text { IOL = 16 mA } & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  | 0.8 | V |
| IIH | Input HIGH Leakage Current | VIN $=$ Vcc, $\mathrm{Vcc}_{\text {c }}=\mathrm{Max}$ (Note 2) |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Leakage Current | $\mathrm{VIN}=0 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 2) |  | -100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout }=\text { Vcc, } \mathrm{VCC}_{\text {c }}=\mathrm{Max} \\ & \text { VIN }=\text { VIL or } \mathrm{V}_{\text {IH }}(\text { Note 2) } \end{aligned}$ |  | 10 | $\mu \mathrm{A}$ |
| lozı | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { Vout = } 0 \text { V, VCC = Max } \\ & \text { VIN = VIL or VIH (Note 2) } \end{aligned}$ |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\begin{aligned} & \text { Vout }=0.5 \mathrm{~V}, \mathrm{~V} \text { CC }=5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\text { Note } 3) \end{aligned}$ | -30 | -130 | mA |
| Icc (Static) | Supply Current | VIN $=0 \mathrm{~V}$, Outputs Open (lout $=0 \mathrm{~mA}$ ), $\mathrm{Vcc}=\mathrm{Max}$ (Note 4) |  | 55 | mA |

## Notes:

1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
2. I/O pin leakage is the worst case of $I_{I L}$ and $l_{\text {ozL }}$ (or $I_{I_{H}}$ and $l_{O Z H}$ ).
3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. $V_{\text {Out }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. This parameter is guaranteed worst case under test condition. Refer to the I ICC vs. frequency graph for typical I ICC characteristics.

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions | Typ | Unit |  |
| :---: | :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=2.0 \mathrm{~V}$ | $\mathrm{VCC}=5.0 \mathrm{~V}$ <br> $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| Cout | Output Capacitance | VOUT $=2.0 \mathrm{~V}$ | 8 |  |  |

Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| tpd | Input or Feedback to Combinatorial Output |  |  |  | 10 | ns |
| ts | Setup Time from Input, Feedback or SP to Clock |  |  | 6 |  | ns |
| th | Hold Time |  |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 6 | ns |
| tAR | Asynchronous Reset to Registered Output |  |  |  | 13 | ns |
| tarw | Asynchronous Reset Width |  |  | 8 |  | ns |
| tARR | Asynchronous Reset Recovery Time |  |  | 8 |  | ns |
| tSPR | Synchronous Preset Recovery Time |  |  | 8 |  | ns |
| twL | Clock Width | LOW |  | 4 |  | ns |
| twh |  | HIGH |  | 4 |  | ns |
| $\mathrm{fmax}^{\text {max }}$ | Maximum <br> Frequency (Note 3) | External Feedback | 1/(ts + tco) | 83 |  | MHz |
|  |  | Internal Feedback (fCNT) | 1/(ts + tco) (Note 4) | 110 |  | MHz |
|  |  | No Feedback | 1/(tw + twL) | 125 |  | MHz |
| tea | Input to Output Enable Using Product Term Control |  |  |  | 10 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 9 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
4. $t_{C F}$ is a calculated value and is not guaranteed. $t_{C F}$ can be found using the following equation: $t_{C F}=1 / f_{\text {MAX }}$ (internal feedback) $-t_{s}$.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with Respect
to Ground
. . .
DC Input Voltage . . . . . . . . . -0.5 V to V cc +0.5 V
DC Output or I/O Pin
Voltage . . . . . . . . . . . . . . . . . -0.5 V to Vcc +0.5 V
Static Discharge Voltage
2001 V
Latchup Current $\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right) \ldots . . .100 \mathrm{~mA}$
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

## Commercial (C) Devices

Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) with
Respect to Ground (H/Q-15) . . . . +4.75 V to +5.25 V
Supply Voltage (Vcc) with
Respect to Ground (H/Q-25) . . . . . . +4.5 V to +5.5 V
Operating Ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voh | Output HIGH Voltage | $\begin{array}{ll} \hline \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{VIL}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ |  | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \text { IoL = } 16 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) |  | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| IIH | Input HIGH Leakage Current | $\mathrm{VIN}_{\text {I }}=\mathrm{Vcc}, \mathrm{Vcc}_{\text {c }}=\mathrm{Max}($ Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Leakage Current | $\mathrm{VIN}=0 \mathrm{~V}, \mathrm{~V}$ cc $=\mathrm{Max}$ (Note 2) |  |  | -100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout = Vcc, VCC = Max, } \\ & \text { VIN = VIL or VIH (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozL | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { VOUT = } 0 \text { V, VCC = Max, } \\ & \text { VIN = VIL or VIH (Note 2) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\begin{aligned} & \text { Vout }=0.5 \mathrm{~V}, \mathrm{~V} \text { CC }=5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\text { Note } 3) \end{aligned}$ |  | -30 | -130 | mA |
| Icc | Supply Current | VIN $=0 \mathrm{~V}$, Outputs Open (lout $=0 \mathrm{~mA}$ ), Vcc $=$ Max | H |  | 90 | mA |

## Notes:

1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cln | Input Capacitance | VIN $=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| Cout | Output Capacitance | Vout $=2.0 \mathrm{~V}$ |  | 8 |  |

Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| ParameterSymbol | Parameter Description |  |  | -15 |  | -25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| tpD | Input or Feedback to Combinatorial Output |  |  |  | 15 |  | 25 | ns |
| ts | Setup Time from Input, Feedback or SP to Clock |  |  | 10 |  | 15 |  | ns |
| th | Hold Time |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 10 |  | 15 | ns |
| tar | Asynchronous Reset to Registered Output |  |  |  | 20 |  | 25 | ns |
| tarw | Asynchronous Reset Width |  |  | 15 |  | 25 |  | ns |
| tARR | Asynchronous Reset Recovery Time |  |  | 10 |  | 25 |  | ns |
| tsPR | Synchronous Preset Recovery Time |  |  | 10 |  | 25 |  | ns |
| twL | Clock Width | LOW |  | 8 |  | 13 |  | ns |
| twh |  | HIGH |  | 8 |  | 13 |  | ns |
| fmax | Maximum <br> Frequency <br> (Note 3) | External Feedback | 1/(ts + tco) | 50 |  | 33.3 |  | MHz |
|  |  | Internal Feedback (fcNT) | $1 /(\mathrm{ts}+\mathrm{tcF})$ (Note 4) | 58.8 |  | 35.7 |  | MHz |
| tea | Input to Output Enable Using Product Term Control |  |  |  | 15 |  | 25 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 15 |  | 25 | ns |

Notes:
2. See Switching Test Circuit for test conditions.
3. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
4. $t_{C F}$ is a calculated value and is not guaranteed. $t_{C F}$ can be found using the following equation: $t_{C F}=1 / f_{\text {MAX }}$ (internal feedback) $-t_{s}$.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with Respect
to Ground $\qquad$ .... -0.5 V to +7.0 V
DC Input Voltage ........... -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
DC Output or I/O Pin
Voltage ..................... -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage 2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) .... 100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

## Industrial (I) Devices

Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air ............. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage (Vcc) with
Respect to Ground
+4.5 V to +5.5 V
Operating Ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description |  | Test Conditio |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage |  | $\mathrm{IOH}=-3.2 \mathrm{~mA}$ | $\begin{aligned} & \text { VIN }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{VCC}_{\text {C }}=\text { Min } \end{aligned}$ | 2.4 |  | V |
| Vol | Output LOW Voltage |  | $\mathrm{loL}=16 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{VCC}=\mathrm{Min} \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) |  | 2.0 |  | V |
| VIL | Input LOW Voltage |  | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| IIH | Input HIGH Leakage Current |  | $\mathrm{VIN}=\mathrm{Vcc}, \mathrm{Vcc}$ | Max (Note 2) |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Leakage Current |  | V IN $=0 \mathrm{~V}, \mathrm{Vcc}$ | Max (Note 2) |  | -100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH |  | $\begin{aligned} & \text { Vout }=V_{C C}, \text { V } \\ & \text { VIN }^{2}=\text { VIL or }_{\text {II }} \end{aligned}$ | $=\operatorname{Max},$ Note 2) |  | 10 | $\mu \mathrm{A}$ |
| IozL | Off-State Output Leakage Current LOW |  | $\begin{aligned} & \text { Vout }=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }} \text { or } \mathrm{V}^{2} \end{aligned}$ | $=$ Max, ote 2) |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current |  | $\begin{aligned} & \text { Vout }=0.5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\mathrm{Not} \end{aligned}$ | $c=5 \mathrm{~V}$ | -30 | -130 | mA |
| Icc (Static) | Supply Current | H-20/25 | VIN $=0$ V, Outputs Open (lout $=0 \mathrm{~mA}$ ), Vcc $=\mathrm{Max}$ |  |  | 100 |  |
|  |  | H-10/15 |  |  |  | 110 | mA |
| Icc (Dynamic) | Supply Current |  | $\begin{aligned} & \text { VIN = } 0 \mathrm{~V} \text {, Outh } \\ & \text { (IoUT }=0 \mathrm{~mA} \text {, } \end{aligned}$ | Open $\mathrm{C}=\mathrm{Max}, \mathrm{f}=15 \mathrm{MHz}$ |  | 130 | mA |

## Notes:

1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cin | Input Capacitance | V IN $=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \\ & \mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| Cout | Output Capacitance | Vout $=2.0 \mathrm{~V}$ |  | 8 |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  | -10 |  | -15 |  | -20 |  | -25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| tpD | Input or Feedback to Combinatorial Output |  |  |  | 10 |  | 15 |  | 20 |  | 25 | ns |
| ts | Setup Time from Input, Feedback or SP to Clock |  |  | 7 |  | 10 |  | 12 |  | 15 |  | ns |
| th | Hold Time |  |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 6 |  | 10 |  | 12 |  | 15 | ns |
| tar | Asynchronous Reset to Registered Output |  |  |  | 13 |  | 20 |  | 25 |  | 25 | ns |
| tarw | Asynchronous Reset Width |  |  | 8 |  | 15 |  | 20 |  | 25 |  | ns |
| tarR | Asynchronous Reset Recovery Time |  |  | 8 |  | 10 |  | 20 |  | 25 |  | ns |
| tsPR | Synchronous Preset Recovery Time |  |  | 8 |  |  | 10 |  | 14 | 25 |  | ns |
| twL | Clock Width | LOW |  | 4 |  | 8 |  | 10 |  | 13 |  | ns |
| twh |  | HIGH |  | 4 |  | 8 |  | 10 |  | 13 |  | ns |
| fmax | Maximum Frequency (Note 3) | External Feedback | 1/(ts + tco) | 83.3 |  | 50 |  | 41.6 |  | 33.3 |  | MHz |
|  |  | Internal Feedback (fCNT) | $\begin{aligned} & 1 / \text { (ts + tcF) } \\ & \text { (Note 4) } \end{aligned}$ | 110 |  | 58.8 |  | 45.4 |  | 35.7 |  | MHz |
|  |  | No Feedback | 1/(tw + twL) | 125 |  | 83.3 |  | 50 |  | 38.5 |  | MHz |
| tea | Input to Output Enable Using Product Term Control |  |  |  | 10 |  | 15 |  | 20 |  | 25 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 9 |  | 15 |  | 20 |  | 25 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
4. $t_{C F}$ is a calculated value and is not guaranteed. $t_{C F}$ can be found using the following equation:
$t_{C F}=1 / f_{\text {MAX }}$ (internal feedback) $-t_{s}$.

## SWITCHING WAVEFORMS



Clock Width



Input to Output Disable/Enable

## Notes:

1. $V_{T}=1.5 \mathrm{~V}$.
2. Input pulse amplitude 0 V to 3.0 V .
3. Input rise and fall times $2 n s-5$ ns typical.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS <br> Must be <br> Steady | OUTPUTS <br> Will be <br> Steady |
| :--- | :--- | :--- |

## SWITCHING TEST CIRCUIT



| Specification | S1 | CL | Commercial |  | Measured Output Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R1 | R2 |  |
| tpd, tco | Closed | 50 pF | $300 \Omega$ | All except H-5/7: | 1.5 V |
| tea | $\mathrm{Z} \rightarrow \mathrm{H}$ : Open <br> Z $\rightarrow$ L: Closed |  |  | 390 ת | 1.5 V |
| ter | $\mathrm{H} \rightarrow \mathrm{Z}$ : Open <br> L $\rightarrow$ Z: Closed | 5 pF |  | $\begin{aligned} & \mathrm{H}-5 / 7: \\ & 300 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{H} \rightarrow \mathrm{Z}: \mathrm{VOH}-0.5 \mathrm{~V} \\ & \mathrm{~L} \rightarrow \mathrm{Z}: \mathrm{Vol}+0.5 \mathrm{~V} \end{aligned}$ |

## TYPICAL Icc CHARACTERISTICS

## $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$



Icc vs. Frequency

The selected "typical" pattern utilized 50\% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50\% of the device, a midpoint is defined for Icc. From this midpoint, a designer may scale the Icc graphs up or down to estimate the Icc requirements for a particular design.

## ENDURANCE CHARACTERISTICS

The PALCE22V10 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar
parts. As a result, the device can be erased and reprogrammed-a feature which allows $100 \%$ testing at the factory.

## Endurance Characteristics

| Symbol | Parameter | Test Conditions | Min | Unit |
| :---: | :--- | :--- | :---: | :---: |
| tDR | Min Pattern Data Retention Time | Max Storage Temperature | 10 | Years |
| N | Min Reprogramming Cycles | Normal Programming Conditions | 100 | Cycles |

## Bus-Friendly Inputs

The PALCE22V10H-15/25, Q-25 (Com'l) and H-20 (Ind) inputs and I/O loop back to the input after the second stage of the input buffer. This configuration reinforces the state of the input and pulls the voltage away from the
input threshold voltage. Unlike a pull-up, this configuration cannot cause contention on a bus. For an illustration of this configuration, see the input/output equivalent schematics.

INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR SELECTED /4 DEVICES*


16564D-15

| Device | Rev Letter |
| :--- | :---: |
| PALCE22V10H-15 |  |
| PALCE22V10H-20 | H |
| PALCE22V10H-25 |  |
| PALCE22V10Q-25 | I |

## ROBUSTNESS FEATURES

The PALCE22V10X-X/5 devices have some unique features that make them extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits negative overshoot, eliminating the
possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns for the $/ 5$ version. Selected $/ 4$ devices are also being retrofitted with these robustness features. See the chart below for device listing.

## INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR /5 VERSION AND SELECTED /4 DEVICES*



Typical Input


| Device | Rev Letter |
| :--- | :---: |
| PALCE22V10H-15 | D |
| PALCE22V10H-25 | D |
| PALCE22V10Q-25 | F |

## Topside Marking:

AMD CMOS PLD's are marked on top of the package in the following manner:

PALCEXXXX
Datecode (3 numbers) Lot ID (4 characters)- -(Rev Letter)
The Lot ID and Rev Letter are separated by two spaces.

## POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways

VCC can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The $\mathrm{V}_{\mathrm{cc}}$ rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

| Parameter <br> Symbol | Parameter Description | Max | Unit |
| :---: | :--- | :---: | :---: |
| tpR | Power-up Reset Time | 1000 | ns |
| ts | Input or Feedback Setup Time | See Switching <br> Characteristics |  |
| twL | Clock Width LOW |  |  |



16564D-17

Power-Up Reset Waveform

## TYPICAL THERMAL CHARACTERISTICS

PALCE22V10/4 (PALCE22V10H-15)
Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SKINNYDIP | PLCC |  |
| $\theta \mathrm{jc}$ | Thermal impedance, junction to case |  | 15 | 16 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{ja}}$ | Thermal impedance, junction to ambient |  | 72 | 54 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta$ jma | Thermal impedance, junction to ambient with air flow | 200 Ifpm air | 67 | 49 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 400 lfpm air | 60 | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 600 Ifpm air | 53 | 37 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 800 Ifpm air | 46 | 31 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## PALCE22V10/5 (PALCE22V10H-10)

Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SKINNYDIP | PLCC |  |
| $\theta \mathrm{jc}$ | Thermal impedance, junction to case |  | 20 | 18 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{j a}$ | Thermal impedance, junction to ambient |  | 73 | 55 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {jma }}$ | Thermal impedance, junction to ambient with air flow | 200 Ifpm air | 66 | 48 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 400 Ifpm air | 61 | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 600 Ifpm air | 55 | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 800 lfpm air | 52 | 37 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Plastic Өjc Considerations

The data listed for plastic $\theta$ jc are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the 0jc measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, $\theta j$ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

