- Generates data and coefficient addresses
- Programmable transform length 2 to 65,536 points
- Hadix-2 or Radix-4
- In-place or non-in-place transformation
- Decimation in frequency (DIF) or decimation in time (DIT) FFT algorithms supported
- 40-pin DIP package, 5 volt single supply


GENERAL DESCRIPTION

The Am29540 Fast Fourier Transform Address Sequencer generates all the data (RAM) and coefficient (ROM) addresses necessary to perform the repetitive butterfly operations of the FFT. Decimation in time and decimation in frequency algorithms are supported (control DIT/DIF) in radix-2 or radix-4 (RADIX 4/2). A radix-2 real valued input (RVI) transform is also supported. For radix-2 operation the transform length is programmable in powers of 2 from 2 to 65,536 points. In radix-4 the range is 4 to 65,536 in powers of 4.

Address sequences can be selected to be compatible with data which may or may not have been pre-scrambled ('bit-reversed'). If the data has been pre-scrambled the control PSD must be LOW to select the correct sequence. If the data is not pre-scrambled (PSD HIGH) and an in-place transform is performed, the output data will necessarily be in bit-reversed order. If this is not desirable, alternate addresses are available for a non-in-place, non-bit-reversing algorithm.

The butterfly counter operates on the positive clock edge and responds to four instructions. COUNT causes the counter to increment to the next butterfly. RESET causes the counter to initialize for the specified transform length. RESET/LOAD causes the counter to initialize and a data address offset to be loaded into the part via the bidirectional 3-state ADDRESS port. This offset is effectively OR-ed onto the higher significant bits of the address which are unused for the selected transform length. A HOLD instruction is also provided. Three status lines are provided. ODD/EVEN (KNZ/KZ) controls the alternation of read and write memories for non-in-place transforms and determines the butterfly structure in the RVI transform. The flag has the function KNZ/KZ when RVI data addresses are selected (AS = 12 to 15). Iteration complete (IT COMP) flags the bottom of a "column" of butterflies and is used in conjunction with block floating point schemes. FFT COMP identifies the last butterfly of the transform.

BLOCK DIAGRAM



03567C

FFT Address Sequencer


RELATED PRODUCTS

Part No.	Description
Am29501	Multi-port pipelined processor (Byte-slice TM)
Am29516/17	16 x 16 parallel multiplier
Am29520/21	Multilevel pipeline register
Am29526/ 27/28/29	High speed sine/cosine generators
Am29825	High performance 8-bit register

CONNECTION DIAGRAM Top View

D-40-1


L-44-1



CD004690


Note: Pin 1 is marked for orientation

METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid	Combinations
Am29540	DC, DCB, DMB LC, LMB

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

*Pin No.	Name	1/0	Description
31-34	TL3, TL2 TL1, TL0	ı	Transform length control determines the number of points to be transformed. (See Figure 1.)
36, 35	TSEL, TSTRB	1	Transform length latch enables. These active LOW inputs are ANDed to control the latch. The latch is transparent when both TSEL and TSTRB are LOW.
29, 28	lo, 1 ₁		Counter Instruction inputs determine one of four available butterfly counter instructions: Hold, Reset, Reset/Load and Count. (See Figure 2.)
27	CP	ı	Butterfly counter clock (positive edge active).
22	Radix 4/2	1	The Radix control determines whether addresses will be generated for Radix-4 (HIGH) for Radix-2 (LOW) transforms.
23	PSD	1	The Pre-Scrambled Data, PSD, input is used to select an appropriate transform for input data which has previously been digit reversed. Refer to individual transform flow charts for other cases.
24	DIT/DIF	1	Control input for selection of the Decimation in Frequency algorithm (LOW) or Decimation In Time algorithm (HIGH).
26, 25	SEL, STAB	1	Transform type (Radix 4/2, PSD, DIF/T) latch enables. These active LOW inputs are ANDed to control the latch. The latch is transparent when both SEL and STRB are LOW.
1, 38-40	AS ₃ , AS ₂ , AS ₁ , AS ₀		Address Select control determines address selection. (See Figure 3.)
19	ō€	1	Three-state output enable. The 3-state output is controlled solely by OE. The output does not automatically become high impedance during the Reset/Load instruction.
2-9, 11-18	A ₁₅ -A ₀ Address Out- put (offset input)	1/0	Bidirectional 16-bit port to output selected addresses or to input an address offset.
37	OOD/ <u>EVEN,</u> (KNZ/KZ)	0	For address select 0 to 11 the ODD/EVEN output controls the alternation of separate read and write memories for non-in-place transforms. For Address select 12 to 15 KNZ/KZ = (LOW) indicates that the rotational constant to be used in the RVI transform is W ^o and that an alternative butterfly must be implemented.
20	FFT COMP	0	FFT Complete = HIGH identifies the last butterfly (or end) of the transform. (See Figure 4.)
21	IT COMP	0	Iteration Complete = HIGH flags the bottom of a 'column' of butterflies. (See Figure 4.)

*DIP Configuration

DETAILED DESCRIPTION

The Am29540 can be pictured as consisting of sixteen 16-bit counters that output on a bidirectional three-state address port, A_{15} – A_0 . These sixteen counters generate the data and coefficient addresses required to support the various FFT algorithms.

Decimation-In-Time (DIT) and Decimation-In-Frequency (DIF) algorithms are supported in Radix-2 and Radix-4. Two inputs, DIT/DIF and Radix4/2, control these two parameters without encoding. A third microcode bit, PSD, enables input data to be tit reversed. PSD must be LOW for all transforms with prescrambled (bit reversed) input data. For all in-place transforms with normally-ordered input data, PSD must be HIGH. For all non-in-place DIT transforms, PSD must be LOW, and for all non-in-place DIF transforms, PSD must be HIGH. These three microcode bits can be latched. STRB and SEL are the latch enables. They are ANDed so that the latch is transparent when both are LOW.

The transform length is latched via the TL₃-TL₀ inputs. TSTRB and TSEL are the latch enables. They are ANDed so that the latch is transparent when both are LOW. For Radix-4 operations, the transform length is programmable in powers of 4, from 4 to 65,536 points. In Radix-2, the range is 2 to 65,536 points in powers of 2. A Radix-2 Real Valued Input (RVI) algorithm is also supported for transform lengths from 2 to 65,536, in powers of 2. Codes to program the transform length are contained in Figure 1.

Two microcode bits, I_1 - I_0 , control the operation of the Am29540. The four possible instructions are:

- HOLD. All counters hold their last values. This instruction is used at any time the counter values must remain constant and could be used during initialization of the part.
- 2. RESET. All counters are reset to the start of the transform.
 All unused address lines are set to zero. Control bits DIT/
 DIF. Radix 4/2 and PSD are unaffected.

- 3. RESET/LOAD. All counters are reset to the start of the transform. All unused address lines are set to the current value of the address port. This allows loading of an offset address via the bidirectional address port. This offset is effectively ORed onto the higher significant bits of the address which are unused for the transform length. Only data address counters are affected. Coefficient address counters are not affected.
- COUNT. All counters are incremented to their next valid address.

Codes for all four instructions are contained in Figure 2.

Four address select controls, AS₃-AS₀, choose which of the sixteen counter outputs are available at the address port. Typically, these bits would come from the microcode. Data addresses are right-justified, A₁₅ being the MSB. Coefficient addresses are left-justified: A₁₅ is the MSB for Radix-4 operations; A₁₄ is the MSB for Radix-2 operations. Codes for AS₃-AS₀ are contained in Figure 3.

Two output flags, ITCOMP and FFTCOMP, indicate counter status. When the bottom of a column of butterflies is reached, Iteration Complete (ITCOMP) goes HIGH. When the last butterfly (or end) of the transform is reached, FFT Complete (FFTCOMP) also goes HIGH. These two flags would typically be condition code inputs to the microprogram sequencer.

A third flag is used to indicate end of column for non-in-place transforms or one of two butterfly types for RVI transforms. For column indication, the flag is called ODD/EVEN and can be used to switch memory banks. The flag will be a HIGH for the last column of butterflies. In the RVI transform the flag is called KNZ/KZ. The equations for the butterfly when the rotational constant is W^0 are different from when the rotational constant is not W^0 . When KNZ/KZ is LOW, it indicates that the rotational constant to be used is W^0 and that the alternative butterfly equations must be executed. Typically there are two microcode segments. The KNZ/KZ flag would be a condition code input to the sequencer to select one of the two segments.

				Tra	ansform Le	ength
TL ₃	TL ₂	TL ₁	TLO	Radix-2	Radix-4	RVI
_	L	L	L	2	4	4
ī.	l ī.	ΙĒ	н	4	4	8
ī	Ī	H	L	8	16	16
ī	Ī	Н	н	16	16	32
ī	H	L	L	32	64	64
ī	н	ÌĒ	н	64	64	128
ī	lн	н	L	128	256	256
ī	н	Н	Н	256	256	512
H	L	L	ÌЬ	512	1024	1024
Н	١Ē	١Ē	iн	1024	1024	2048
H	Ιī	ĺн	L	2048	4096	4096
Н.	lī	H	Н	4096	4096	8192
н	ΙĒ	L	L	8192	16384	16384
H	H	١ũ	н	16384	16384	32768
iй	H	H	lι	32768	65536	65536
Н	н	lΗ	Н	65536	65536	Not Used

Figure 1. Transform Length Control

l ₁	I ₀	Counter Function
L	L	Hold
L	н	Reset. Reset counter to start of transform with unused address outputs set to 0.
н	L	Reset/Load. Reset counter to start of transform with unused address outputs set to the current value of the address bus.
Н	н	Count. Increment butterfly counter.

Figure 2. Counter Instruction Control

FFT Type	AS ₃	AS ₂
Complex Input	L X	X L
Real Valued Input (RVI)	Н	Н

Figure 2a. Offset Address Control

AS =	AS ₃	AS ₂	AS ₁	AS ₀	Description	Usage
0	L	L	L	L	Data Address 1	Radix 2/4
1	Ē	L'	L	н	Data Address 2	Radix 2/4
2	L.	L	н	L	Data Address 3	Radix 4
3	Ĺ	L	Н	н	Data Address 4	Radix 4
4	F	н	L	L	Alt. Data Address 1	Radix 2/4
5	Ī	н	Ī	н	Alt. Data Address 2	Radix 2/4
6	i	Н	Н	L	Alt. Data Address 3	Radix 4
7	L	н	Н	Н	Alt. Data Address 4	Radix 4
. 8	н		L	L	Const Address 1	Radix 2/4, Shading
9	н	l ī	L	Н	Const Address 2	Radix 4
10	H	l L	Н	L	Const Address 3	Radix 4
11	H	L	Н	Н	Const Address 1	Shading
12	Н	H	L	L	RVI Data Address 1	RVI
13	l iii	Н	L	н	RVI Data Address 2	RVI
14	Ìн	Н	ļ н	L	RVI Data Address 3	RVI
15	H) н	Н	H	RVI Data Address 4	RVI

Figure 3. Address Select Control

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Temperature Under Bias-T _C	
Supply Voltage to Ground Potential	
Continuous	0.5 to +7.0V
DC Voltage Applied to Outputs For	
High Output State	$-0.5V$ to $+V_{CC}$ max
DC Input Voltage	0.5 to +5.5V
DC Output Current, Into Outputs	30mA
DC Input Current	30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	
DIPs	TA = 0°C to +70°C
Chip Carriers	T _C = 0°C to 85°C
Supply Voltage	+ 4.75V to +5.25V
Military (M) Devices	
Temperature	T _C = -55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those ality of the device is quarante	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Cond	Itions (Note 1)	Min	Typ (Note 2)	Max	Units
		V _{CC} = MIN	I _{OH} = -2.6mA, COM'L	2.4			Volts
VOH	Output HIGH Voltage	VIN = VIH or VIL	I _{OH} = -mA, MIL	2.4			Voits
V _{OL}	Output LOW Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}	I _{OL} = 12mA			0.5	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	1	2.0			Volts
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
VI	input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				-1.5	Volts
l _{IL}	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4V				-0.4	mA
Iн	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V				20	μА
l _l	Input HIGH Current	V _{CC} = MAX, V _{IN} = 5.5V (See	Note 5)			100	μА
lozh	Off State (High Impedance)	V MAY	V _{IN} = 2.7V			20	μΑ
lozL	Output Current	V _{CC} = MAX	V _{IN} = 0.4V			0.4	mA
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX		-30		-85	mA
		COM'L and MIL	T _A =25°C		320	450	
		COM'L Only	T _A = 0 to +70°C (Note 6)			450	1
lcc	Power Supply Current	V _{CC} = MAX	T _A = +70°C (Note 6)			400	mA.
	(Note 4)	MIL Only	T _C = -55 to +125°C			470]
		V _{CC} = MAX	T _C = + 125°C			350	1

Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. OE LOW and all inputs LOW.

5. It is limited to 5.5V because A₀ to A₁₅ inputs also connect to output transistors.

6. Chip Carriers: T_C = 0 to 85°C.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified ($T_A = 25^{\circ}C$, $V_{CC} = 5.0V$)

		Descript	ion	Test Conditions	Min	Тур	Max	Units
arame			1011			21	30	ns
		CP to $A_{0-15}(AS = 0)$		\dashv		21	30	ns
		CP to A ₀₋₁₅ (AS = 1)		1		21	30	ns
		CP to A ₀₋₁₅ (AS = 2)		-		21	30	ns
		CP to A ₀₋₁₅ (AS = 3)		-		21	30	ns
	t _{PD}	CP to A ₀₋₁₅ (AS = 4)				21	30	ns
	t _{PD}	CP to A ₀₋₁₅ (AS = 5)				21	30	ns
+	t _{PD}	CP to A ₀₋₁₅ (AS = 6)		┪		21	30	ns
+	^t PD	CP to A ₀₋₁₅ (AS = 7)		┪		25	32	ns
	tPD	CP to A ₀₋₁₅ (AS = 8)			<u> </u>	25	32	ns
	t _{PD}	CP to A ₀₋₁₅ (AS = 9)		_		30	40	ns
+	t _{PD}	CP to A ₀₋₁₅ (AS = 10)			<u> </u>	21	40	ns
	t _{PD}	CP to A ₀₋₁₅ (AS = 11)		_		21	30	ns
	t _{PD}	CP to A ₀₋₁₅ (AS = 12)		-	<u> </u>	21	30	ns
-	tPD	CP to A ₀₋₁₅ (AS = 13)				21	30	ns
	tPD	CP to A ₀₋₁₅ (AS = 14)		-		21	30	ns
1	tPD	CP to A ₀₋₁₅ (AS = 15)	With A ₂ LOW			30	40	ns
2	teo	Address Select to A ₀₋₁₅	With A ₂ Active	-1		45	60	ns
			AMILI VS VCIAA		<u> </u>	20	30	ns
3	tPHZ_	OE to A ₀₋₁₅ Disable Time			—	20	35	ns
4	tPLZ	OE to A ₀₋₁₅ Disable Time				18	30	ns
5	t _{PZH}	OE to A ₀₋₁₅ Enable Time				16	25	ns
6	tPZL	OE to A ₀₋₁₅ Enable Time		C _L = 50pF See Test	ļ	20	30	ns
_7	tPD	CP to IT COMP		Circuits		20	30	ns
8	tPD	CP to FFT COMP				30	40	ns
9	tPD	CP to ODD/EVEN/ (KNZ/KZ)	(N7/ 17)			20	30	ns
10	tPD	Address Select to ODD/EVEN/ (F	Set up Time	-	10	4		ns
11	ts	Offset Address Input A ₀₋₁₅ to CP	Ueld Time	_	0	-1		ns
12	tH	Offset Address input A ₀₋₁₅ to CP		_	20	11		ns
13	ts	Counter Instruction to CP Set-up			0	0		ns
14	t _H	Counter Instruction to CP Hold Ti	me Time		40	25	—	ns
15	ts	Transform Length Select to CP S	et-up Time		0	0		ns
16	tн	Transform Length Select to CP H	D - Cotus Time		8	4	\top	ns
17	ts	Transform Length Select to TSTF	To y Set-up Time		5	3		ns
18	tн	Transform Length Select to TSTF TSEL (HIGH to LOW) to TSTRB	- Cotus Time		15	10	1	ns
19	ts		1 Set-up Time		15	10		ns
20	۱н	TSEL to TSTRB1 Hold Time		_	25	16		ns
21	ts	RADIX 4/2 to CP Set-up Time		-	0	0		ns
22	tH	RADIX 4/2 to CP Hold Time	55 . Catum Time		8	5		ns
23	ts	RADIX 4/2, PSD, DIT/DIF to ST	ND Set-up Time	-	0	0		ns
24	tH	RADIX 4/2, PSD, DIT/DIF to ST	Coture Time	\dashv	15	10	+	ns
25	ts	SEL (HIGH to LOW) to STRB 1			15	10	 	ns
26	tH	SEL Hold Time to STRB + Hold			45	30	 	ns
27	ts	STRB or TSTRB to CP Set-up T			15	10	+-	ns
28	tpwsL		w		15	10	+	ns
29	tpwH	CP Pulse Width HIGH			15	10	+-	ns
30	tpwL	CP Pulse Width LOW			1 13			


SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				COMM	ERCIAL	MILITARY		ı
Param	neters	Description	Test Conditions	Min	Max	Min	Max	Unit
1	t _{PD}	CP to A ₀₋₁₅ (AS = 0)			35		40	ns
1	tPD	CP to A ₀₋₁₅ (AS = 1)			35		40	ns
1	tpD	CP to A ₀₋₁₅ (AS = 2)			35		40	ns
1	tPD	CP to A ₀₋₁₅ (AS = 3)			35		40	ns
1	tpD	CP to A ₀₋₁₅ (AS = 4)			35		40	ns
1	tpD	CP to A ₀₋₁₅ (AS = 5)			35		40	ns
1	tpD	CP to A ₀₋₁₅ (AS = 6)			35		40	ns
1	tPD	CP to A ₀₋₁₅ (AS = 7)			35		40	ns
1	tpD	CP to A ₀₋₁₅ (AS = 8)			42		50	ns
1	teD	CP to A ₀₋₁₅ (AS = 9)			42		50	ns
1	tpD	CP to A ₀₋₁₅ (AS = 10)			53		60	ns
1	tpD	CP to A ₀₋₁₅ (AS = 11)			53		60	ns
1	tPD	CP to A ₀₋₁₅ (AS = 12)			35		40	ns
1	tpD	CP to A ₀₋₁₅ (AS = 13)			35		40	ns
1	tPD	CP to A ₀₋₁₅ (AS = 14)			35		40	ns
1	tpO	CP to A ₀₋₁₅ (AS = 15)			35		40	ns
		With A ₂ LOW			45		50	ns
2	t _{PD}	Address Select to A ₀₋₁₅ With A ₂ Active			65		70	ns
3	tpHZ	OE to A ₀₋₁₅ Disable Time	C _L = 50pF		32		35	ns
4	tPLZ	OE to A ₀₋₁₅ Disable Time	See Test Circuits		40		45	ns
5	tpzH	OE to A ₀₋₁₅ Enable Time			35		40	ns
6	tpzL	OE to A ₀₋₁₅ Enable Time			30		35	ns
7	tPD	CP to IT COMP			40		50	ns
8	tpD	CP to FFT COMP			40		50	ns
9	tpD	CP to ODD/EVEN/(KNZ/KZ)			53		60	ns
10	tpD	Address Select to ODD/EVEN/(KNZ/KZ)			38		45	пѕ
11	ts	Offset Address Input A ₀₋₁₅ to CP Setup Time		11		12		пз
12	tн	Offset Address Input A ₀₋₁₅ to CP Hold Time		1		2		ns
13	ts	Counter Instruction to CP Setup Time		22		25		ns
14	tH	Counter Instruction to CP Hold Time		0		0		ns
15	ts	Transform Length Select to CP Setup Time		45		50		ns
16	tн	Transform Length Select to CP Hold Time		0		0		ns
17	ts	Transform Length Select to TSTRB Setup Time		9		10		ns
18	ŧн	Transform Length Select to TSTRB 1 Hold Time		7		8		ns
19	ts	TSEL (HIGH to LOW) to TSTRB Setup Time		18		20		ns
20	tH	TSEL toTSTRB ↑ Hold Time		18		20		ns
21	ts	RADIX 4/2 to CP Setup Time		28		30		ns
22	tH	RADIX 4/2 to CP Hold Time		0	<u> </u>	0		ns
23	ts	RADIX 4/2, PSD, DIT/DIF to STRB t Setup Time		9		10		ns
24	ŧн	RADIX 4/2, PSD, DIT/DIF to STRB t Hold Time		1		2		ns
25	ts	SEL (HIGH to LOW) to STRB + Setup Time		18		20		ns
26	tн	SEL Hold Time to STRB + Hold Time		18		20		ns
27	ts	STRB or TSTRB to CP Setup Time		50		55		ns
28	tpwsL	Minimum Strobe Pulse Width LOW		18		20		ns
29	tpwH	CP Pulse Width HIGH		18		20		ns
30	tpwL	CP Pulse Width LOW		18		20	1	ns

SWITCHING TEST CIRCUIT

A. THREE-STATE OUTPUTS

B. NORMAL OUTPUTS



5.0 - VBE - VOL

5.0 - VBE - VOL

Notes: 1. C_L = 50pF includes scope probe, wiring and stray capacitances without device in test fixture.

2. S₁, S₂, S₃ are closed during function tests and all AC tests except output enable tests.

3. S₁ and S₃ are closed while S₂ is open for tpzH test.


S₁ and S₂ are closed while S₃ is open for tpzL test.

4. $C_L = 5.0pF$ for output disable tests.


SWITCHING TEST WAVEFORMS

Test	Output Waveform — Measurement Level
	V _{OH}
All t _{PD} s	Vo
	VOH
t _{PHZ}	0.00
	3V
t _{PLZ}	V _{OL}
	V _{0H}
^t PZH	0.00
	3V
^t PZL	1.5V VOL
	WFR

PULSE WIDTH



SET-UP AND HOLD TIME




WFR02970

Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.


2. Cross hatched area is don't care condition.

WFR02710












INPUT/OUTPUT CURRENT INTERFACE CONDITIONS





DFR00660

a. Sequence of Operations for Typical FFT




DFR00670

*Note: AS = 4 and AS = 5 are alternate addresses used in non-in-place transformations.

b. Single RADIX-2 Butterfly

Figure 4.

TYPICAL HIGH PERFORMANCE RADIX-2 ADDRESS GENERATION



DFR00690

- 16-Point (N = 16)
- RADIX-2
- DIF
- Normally ordered input data (Bit-reversed output data order)
- in-place
- Complex valued input data


INVERSE TRANSFORM FORWARD TRANSFORM


$$A' = A + B$$
$$B' = (A - B)W^{k}$$


$$A' = A + B$$

$$B' = (A - B)W^{-k}$$

$$W = e^{-j\pi}$$







DIT/DIF	PSD	RADIX 4/2
L	Н	L

Address of	Α	В	A'	B'	W ^k
AS =	0	1	0	1	В


- 16-Point (N = 16)
- RADIX-2
- DIF
- Normally ordered output data (Bit-reversed input data order)
- In-place
- · Complex valued input data


FORWARD TRANSFORM **INVERSE TRANSFORM**

$$A' = A + B$$
$$B' = (A - B)W^{k}$$

$$A' = A + B$$
$$B' = (A - B)W^{-k}$$

$$W = e^{-j\pi}$$





DIT/DIF	PSD	RADIX 4/2
L	L	L

Address of	Α	В	A'	В	W _K
AS =	0	1	0	1	8


- DIF
- Normally ordered input and output data (Non-bit-reversing)
- Non-in-place
- Complex valued input data


FORWARD TRANSFORM INVERSE TRANSFORM

$$A' = A + B$$
$$B' = (A - B)W^k$$

$$A' = A + B$$
$$B' = (A - B)W^{-k}$$

$$W = e^{-j\pi}$$





DIT/DIF	PSD	RADIX 4/2
L	Н	L

Address of	Α	В	A'	B'	w ^k
AS =	0	1	4	5	8

- 16-Point (N = 16)
- RADIX-2
- DIT
- Normally ordered input data (Bit-reversed output data order)
- In-place
- · Complex valued input data

FORWARD TRANSFORM INVERSE TRANSFORM


$$A' = A + BW^k$$


 $B' = A - BW^k$

$$A' = A + BW^{-k}$$

$$B' = A - BW^{-k}$$

$$W = e^{-j\pi}$$





DIT/DIF	PSD	RADIX 4/2
н	Н	L

Address of	Α	В	A'	B'	W ^k
AS =	0	1	0	1	8

- 16-Point (N = 16)
- RADIX-2
- DIT
- Normally ordered output data (Bit-reversed input data order)
- In-place
- Complex valued input data

FORWARD TRANSFORM INVERSE TRANSFORM


$$A' = A + BW^k$$


 $B' = A - BW^k$

$$A' = A + BW^{-k}$$

$$B' = A - BW^{-k}$$

$$W = e^{-j\pi}$$





DIT/DIF	PSD	RADIX 4/2
Н	L	L

Address of	Α	В	A'	B'	W ^k
AS =	0	1	0	1	8

- 16-Point (N = 16)
- RADIX-2
- DIT
- Normally ordered input and output data (Non-bit-reversing)
- Non-in-place
- Complex valued input data

FORWARD TRANSFORM INVERSE TRANSFORM


$$A' = A + BW^k$$

 $B' = A - BW^k$

$$A' = A + BW^{-k}$$


$$B' = A - BW^{-k}$$

$$W = e^{-j\pi}$$



TYPICAL BUTTERFLY

DFR00590



DIT/DIF	PSD	RADIX 4/2
H	L	L

Address of	Α	В	A'	B'	wk
AS =	4	5	0	1	8


- 16-Point (N = 16)
- RADIX-4
- DIF
- Normally ordered input data (Digit-reversed output data order)
- In-place
- Complex valued input data

INVERSE TRANSFORM FORWARD TRANSFORM

A' = A + B + C + D $\mathsf{B}' = (\mathsf{A} - \mathsf{j}\mathsf{B} - \mathsf{C} + \mathsf{j}\mathsf{D})\mathsf{W}^k$ A' = A + B + C + D


 $C' = (A - B + C - D)W^{2k}$ $D' = (A + jB - C - jD)W^{3k}$ $B' = (A + jB - C - jD)W^{-k}$ $C' = (A - B + C - D)W^{-2k}$ $D' = (A - jB - C + jD)W^{-3k}$





TYPICAL BUTTERFLY

DFR00510



DIT/DIF	PSD	RADIX 4/2
L	Н	Н


Address of	Α	В	С	D	A'	B'	C'	D'	W ^k	W ^{2k}	W ^{3k}
AS =	0	1	2	3	0	1	2	3	8	9	10

- 16-Point (N = 16)
- RADIX-4
- DIF
- Normally ordered output data (Digit-reversed input data order)
- In-place
- · Complex valued input data

FORWARD TRANSFORM INVERSE TRANSFORM


A' = A + B + C + D $B' = (A - jB - C + jD)W^k$ $C' = (A - B + C - D)W^{2k}$ $D' = (A + jB - C - jD)W^{3k}$ A' = A + B + C + D $B' = (A + jB - C - jD)W^{-k}$ $C' = (A - B + C - D)W^{-2k}$ $D' = (A - jB - C + jD)W^{-3k}$

 $W = e^{-j\pi}$



TYPICAL BUTTERFLY

DFR00510



B' C' D' Wk

С

2 3 0 1 1 2 3

D A'

В

Α

0

Address of

AS =

W^{2k} W^{3k}


10

- TRANSFORM CHARACTERISTICS
- 16-Point (N = 16)
- RADIX-4
- DIF
- Normally ordered input and output data (Non-digit reversing)
- Non-in-place
- Complex valued input data

INVERSE TRANSFORM FORWARD TRANSFORM


A' = A + B + C + D $B' = (A - jB - C + jD)W^{k}$ $C' = (A - B + C - D)W^{2k}$ $D' = (A + jB - C - jD)W^{3k}$

A' = A + B + C + D $B' = (A + jB - C - jD)W^{-k}$ $C' = (A - B + C - D)W^{-2k}$ $D' = (A - jB - C + jD)W^{-3k}$



DFR00510

 $W = e^{-j\pi}$



DFR00580

DIT/DIF	PSD	RADIX 4/2
L	H	н

Address of	Α	В	С	D	A'	B'	C'	D'	W ^k	W ^{2k}	W ^{3k}
AS =	0	1	2	3	4	5	6	7	8	9	10

03567C

- 16-Point (N = 16)
- RADIX-4
- DIT
- Normally ordered input data (Digit-reversed output data order)
- In-place
- · Complex valued input data

A B' C' C'

TYPICAL BUTTERFLY

DFR00530

FORWARD TRANSFORM


$$A' = A + BW^k + CW^{2k} + DW^{3k}$$

 $B' = A - jBW^k - CW^{2k} + jDW^{3k}$
 $C' = A - BW^k + CW^{2k} - DW^{3k}$
 $D' = A + jBW^k - CW^{2k} - jDW^{3k}$

INVERSE TRANSFORM

$$\begin{array}{l} A' = A + BW^{-k} + CW^{-2k} + DW^{-3k} \\ B' = A + jBW^{-k} - CW^{-2k} - jDW^{-3k} \\ C' = A - BW^{-k} + CW^{-2k} - DW^{-3k} \\ D' = A - jBW^{-k} - CW^{-2k} + jDW^{-3k} \end{array}$$

 $W = e^{-j\pi}$



DFR00540

DIT/DIF	PSD	RADIX 4/2
н	Н	H

Address of	Α	В	С	D	A'	B'	Ċ'	D'	W ^k	W ^{2k}	W3k
AS =	0	1	2	3	0	1	2	3	8	9	10

- 16-Point (N = 16)
- RADIX-4
- DIT
- Normally ordered output data (Digit-reversed input data order)
- In-place
- · Complex valued input data

DFR00530

TYPICAL BUTTERFLY

FORWARD TRANSFORM


$$\begin{array}{l} A' = A + BW^k + CW^{2k} + DW^{3k} \\ B' = A - jBW^k - CW^{2k} + jDW^{3k} \\ C' = A - BW^k + CW^{2k} - DW^{3k} \\ D' = A + jBW^k - CW^{2k} - jDW^{3k} \end{array}$$

INVERSE TRANSFORM

$$A' = A + BW^{-k} + CW^{-2k} + DW^{-3k}$$

 $B' = A + jBW^{-k} - CW^{-2k} - jDW^{-3k}$
 $C' = A - BW^{-k} + CW^{-2k} - DW^{-3k}$
 $D' = A - jBW^{-k} - CW^{-2k} + jDW^{-3k}$






DIT/DIF	PSD	RADIX 4/2
н	L	Н

Address of	Α	В	С	D	A'	B'	C'	D'	Wk	W ^{2k}	W ^{3k}
AS =	0	1	2	3	0	1	2	3	8	9	10

- 16-Point (N = 16)
- RADIX-4
- DIT
- Normally ordered input and output data (Non-digit reversing)
- Non-in-place
- Complex valued input data



TYPICAL BUTTERFLY

DFR00530

FORWARD TRANSFORM

$$A' = A + BW^k + CW^{2k} + DW^{3k}$$


 $B' = A - jBW^k - CW^{2k} + jDW^{3k}$
 $C' = A - BW^k + CW^{2k} - DW^{3k}$
 $D' = A + jBW^k - CW^{2k} - jDW^{3k}$

INVERSE TRANSFORM

$$A' = A + BW^{-k} + CW^{-2k} + DW^{-3k}$$

 $B' = A + jBW^{-k} - CW^{-2k} - jDW^{-3k}$
 $C' = A - BW^{-k} + CW^{-2k} - DW^{-3k}$
 $D' = A - jBW^{-k} - CW^{-2k} + jDW^{-3k}$

$$W = e^{-j\pi}$$




DIT/DIF	PSD	RADIX 4/2				
Н	L	н				

Address of	Α	В	U	D	A'	B'	Č	D,	W ^k	W ^{2k}	W ^{3k}
AS =	4	5	6	7	0	1	2	3	8	9	10

- 16-Point (N = 16)
- RADIX-2
- Normally ordered output data (Unique input data order)

- DIF
- In-place
- Real valued output data
- Inverse Transform

TYPICAL BUTTERFLIES



DFR00600


$$A' = Re [A + jB + C - jD]$$

$$B' = Im [A + jB + C - jD]$$

$$C' = Re [(A + jB - C + jD)W_N^2]$$

$$D' = Im [(A + jB - C + jD)W_N^2]$$

 $W_N = ei^{2\pi}/N$



DFR00610


$$A' = Re [A + jB + C - jD]$$

 $B' = Re [(A + jB - C + jD)W_N^k]$

$$C = Im [A + jB + C - jD]$$

$$D' = Im [(A + jB - C + jD)W_{1}^{k}]$$


$$W_N = ej^{2\pi}/N$$




- 16-Point (N = 16)
- RADIX-2
- DIT


- · Normally ordered input data (Unique output data order)
- In-place
- Real Valued Input (RVI) data
- Forward Transform

TYPICAL BUTTERFLIES



 $KNZ/\overline{KZ} = LOW$






 $KNZ/\overline{KZ} = HIGH$

 $(k \neq 0)$

DFR00600 $A' = Re [A + jB + (C + jD)W_N^2]$ $B' = Im \left[A + jB + (C + jD)W_{kl}^{kl}\right]$ $C' = Re [A + jB - (C + jD)W_N^2]$ $D' = Im \left[-A - jB + (C - jD)W_{N}^{2} \right]$ $W_{N} = e^{\frac{-j2\pi}{2}}$

DFR00610 $A' = Re [A + jC + (B + jD)W_{1}^{k}]$ B' = Im [A + jC + (B + jD)W]C' = Re [A + jC - (B - jD)WN]D' = Im $[-A - jC + (B + jD)W_N^*]$ $W_N = e^{\frac{-j2\pi}{h}}$



DIT/DIF	PSD	RADIX 4/2
Н	н	Ł
		

Address of	Α	В	С	D	A'	B'	C'	D'	wķ
AS =	12	13	14	15	12	13	14	15	8