# PAL20RA10/-20

# Advanced Micro Devices

# 24-pin Asynchronous TTL Programmable Array Logic

#### DISTINCTIVE CHARACTERISTICS

- As fast as 20 ns maximum propagation delay and 30 MHz fmax
- Individually programmable asynchronous clock, preset, reset, and enable
- Registered or combinatorial outputs
- Programmable polarity
- Programmable replacement for high-speed TTL logic

- TTL-level register preload for testability
- Easy design with PALASM® software
- Programmable on standard PAL® device programmers
- 24-pin SKINNYDIP® and 28-pin PLCC packages save space

#### **GENERAL DESCRIPTION**

The PAL20RA10 offers asynchronous clocking for each of the ten flip-flops in the device. The ten macrocells feature programmable clock, preset, reset, and enable, and all can operate asynchronously to other macrocells in the same device. The PAL20RA10 also has flip-flop bypass, allowing any combination of registered and combinatorial outputs.

The PAL20RA10 utilizes Advanced Micro Devices' advanced oxide- and junction-isolated bipolar processes and fuse-link technology. The devices provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.


The PAL20RA10 allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and

placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to Vcc or GND.


The entire PAL device family is supported by the PALASM software package. The PAL family is programmed on conventional PAL device programmers.



PAL, PALASM, and SKINNYDIP are registered trademarks of Advanced Micro Devices. This part is covered by various U.S. and foreign patents owned by Advanced Micro Devices Publication # 10243 I Issue Date: January 1990 v. C Amendment /0

# CONNECTION DIAGRAMS Top Views

#### SKINNYDIP/FLATPACK




12350-005A

## **PIN DESIGNATIONS**


GND	Ground
1	Input
I/O	Input/Output
NC	No Connect
ŌĒ	Output Enable
PL.	Preload
Vcc	Supply Voltage

#### PLCC (-20 only)




10243-003A

# PLCC (std only)



10243-004A

LCC



10243-005A


Note:

Pin 1 is marked for orientation

# **ORDERING INFORMATION** Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of: a. Family Type

- **Number of Array Inputs**
- c. Output Type
  d. Number of Outputs
- e. Speed
- f. Operating Conditions
- g. Package Type
- h. Optional Processing



Valid Combinations					
PAL20RA10-20	CNS, CFN, CJS				
PAL20RA10	CNS, CNL, CJS				

#### **Valid Combinations**


The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.

Note: Marked with MMI logo.

# ORDERING INFORMATION **APL Products**

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) a. Family Type is formed by a combination of:

- b. Number of Array Inputs c. Output Type
- d. Number of Outputs
- e. Operating Conditions
- Package Type
- g. Device Class



Valid Combinations				
PAL20RA10	MJS/883B, MW/883B, ML/883B			

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.


Note: Marked with MMI logo.

#### **Group A Tests**

Group A Tests consist of Subgroups: 1, 2, 3, 7, 8, 9, 10, 11.

#### Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Methods 1015, Conditions A through E. Test conditions are selected at AMD's option.



10232-004A

Figure 1. PAL20RA10 Macrocell

## **FUNCTIONAL DESCRIPTION**

The PAL20RA10 has ten dedicated input lines and ten programmable I/O macrocells. The Registered Asynchronous (RA) macrocell is shown in Figure 1. Pin 1 serves as global register preload and pin 13 serves as global output enable. Programmable output polarity is available to provide user-programmable output polarity for each individual macrocell.

The programmable functions in the PAL20RA10 are automatically configured from the user's design specification, which can be in a number of formats. The design specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

#### **Programmable Preset and Reset**


In each macrocell, two product lines are dedicated to asynchronous preset and asynchronous reset. If the preset product line is HIGH, the Q output of the register becomes a logic 1. If the reset product line is HIGH, the Q output of the register becomes a logic 0. The operation of the programmable preset and reset overrides the clock.

## Combinatorial/Registered Outputs

If both the preset and reset product lines are HIGH, the flip-flop is bypassed and the output becomes combinatorial. Otherwise, the output is from the register. Each output can be configured to be combinatorial or registered.

# **Programmable Clock**

The clock input to each flop-flop comes from the programmable array, allowing any flip-flop to be clocked independently if desired.



10232-005A

Figure 2. Macrocell Configurations

## **Three-State Outputs**

The devices provide a product term dedicated to local output control. There is also a global output control pin. The output is enabled if both the global output control pin is LOW and the local output control product term is HIGH. If the global output control pin is HIGH, all outputs will be disabled. If the local output control product term is LOW, then that output will be disabled.

## **Security Fuse**

A security fuse is also provided to prevent unauthorized copying of PAL device patterns. Once the fuse is programmed, the circuitry enabling verification is permanently disabled, and the array will read as if every fuse is programmed. With verification not operating, it is impossible to simply copy the PAL device pattern on a PAL device programmer.

# Programmable Polarity

The outputs can be programmed either active-LOW or active-HIGH. This is represented by the Exclusive-OR gate shown in the PAL20RA10 logic diagram. When the output polarity fuse is programmed, the lower input to the Exclusive-OR gate is HIGH, so the output is active-HIGH. Similarly when the output polarity fuse is intact, the output is active-LOW. The programmable output polarity feature allows the user a higher degree of flexibility when writing equations.

# **Programming**

The PAL20RA10 can be programmed on standard logic programmers. Programmers approved by Advanced Micro Devices are listed in the Programmer Reference Guide.

#### Register Preload

The register on the PAL20RA10/20 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transistions from illegal states can be verified by loading illegal states and observing proper recovery. Register preload is controlled by a TTL-level signal, making it a convenient board-level initialization function.

#### **Pinouts**

All PAL20RA10 devices have the same SKINNYDIP pinouts independent of performance and operating conditions. Because the 24-pin SKINNYDIP requires four no-connects when mapped into the 28-pin PLCC/LCC packages, the PLCC/LCC pinouts can vary.

Two different PLCC pinouts are offered. The PAL20RA10-20 and all future devices will follow the JEDEC electronics committee's standard pinout ("JEDEC pinout") with no-connects on pins 1, 8, 15, and 22. The older, standard PAL20RA10 devices retain their original pinouts with no-connects on pins 5, 8, 11, and 19.

PAL20RA10 devices with the MMI marking indicate the PLCC pinout by the package designator: FN indicates JEDEC, and NL indicates non-JEDEC.

A different LCC pinout is offered for the military PAL20RA10. Older devices retain their original pinouts, with no-connects on pins 4, 11, 18, and 25.

Series	Com'l PLCC No-connects	Mil LCC No-connects
-20	1, 8, 15, 22 (JEDEC)	N/A
std.	5, 8, 11, 19	4, 11, 18, 25


# **Quality and Testability**

The PAL20RA10-20 offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

## **Technology**

The high-speed PAL20RA10-20 is fabricated with AMD's advanced oxide-isolated bipolar process. This process reduces parasitic capacitances and minimum geometries to provide higher performance. The array connections are formed with proven TiW fuses. The standard PAL20RA10 is fabricated with AMD's junction-isolated process, utilizing TiW fuses.

# LOGIC DIAGRAM DIP (PLCC JEDEC, non-JEDEC) Pinouts, see Connection Diagrams for LCC Pinout



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature

-65°C to +150°C

Ambient Temperature

with Power Applied

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V

-1.5 V to  $V_{CC} + 0.5 \text{ V}$ DC Input Voltage

DC Output or I/O Pin Voltage

-0.5 V to  $V_{CC} + 0.5 \text{ V}$ 

DC Current into Outputs

(-20 only)

Static Discharge Voltage

(-20 only)

2001 V

16 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

## Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)

Operating in Free Air

0°C to +75°C

Supply Voltage (Vcc)

with Respect to Ground

+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$	2.4		>
Vol	Output LOW Voltage	$I_{OL} = 8 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$		0.5	>
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		>
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	<b>v</b>
Vi	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min.		-1.5	٧
liH	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max. (Note 2)		25	μА
I <sub>fL</sub>	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max. (Note 2)		-250	μА
l <sub>i</sub>	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max.		100	μА
Іогн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μΑ
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		-100	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max. (Note 3)	-30	-130	mA
Icc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lour = 0 mA) V <sub>CC</sub> = Max.		200	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

# **CAPACITANCE** (Note 1) (-20 only)

Parameter Symbol	Parameter Description	Test Conditions		Тур.	Unit
Cin	Input Capacitance Inputs	$V_{IN} = 2.0 \text{ V}$	V <sub>CC</sub> = 5.0 V	5	
- " "	CLK, O		$T_A = +25$ °C	9	pF
Cour	Output Capacitance	V <sub>OUT</sub> = 2.0 V	1 = 1 MHz	5	

#### Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

			-20	)	Std				
Parameter Symbol	Parameter D	escription			Min. (Note 3)	Max.	Min. (Note 3)	Max.	Unit
t <sub>PD</sub>	Input or Feed	back to	Active	e Low		20		30	ns
	Combinatoria		Active	e High		20		35	ns
ts	Setup Time fr	rom Input or F	eedback 1	to Clock	13		20		ns
tн	Active Low		5		10		ns		
	Hold Time		Active	e High	5		0		ns
tco	Clock to Outp	out or Feedba	ck		5	20	10	30	ns
tap	Asynchronou	nous Preset to Registered Output				20		35	ns
tapw	Asynchronou	ous Preset Width			20		20		ns
tar	Asynchronou	s Reset to Re	gistered C	Dutput		25		40	ns
tarw	Asynchronou	s Reset Width	1		20		20		ns
tw∟	011-145-44-	LOW			14		20		ns
twн	Clock Width	HIGH			14		20		ns
	Maximum	External Fe	edback	1/(ts + tco)	30		20		MHz
fMAX	Frequency (Note 4)	No Feedba	ck	1/(tw+ + twL)	36		25		MHz
tpzx	OE to Output Enable				15		20	ns	
tpxz	OE to Output Disable				15		20	ns	
tea	Input to Outp	ut Enable Usi	ng Produc	t Term Control		20		30	ns
ter	Input to Outp	ut Disable Us	ing Produ	ct Term Control		20		30	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums are measured under best-case conditions.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.

## ABSOLUTE MAXIMUM RATINGS

-65°C to +150°C Storage Temperature

Ambient Temperature

with Power Applied -55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage

-1.5 V to +5.5 V

DC Output or I/O Pin Voltage

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

# **OPERATING RANGES**

Military (M) Devices (Note 1)

Ambient Temperature (TA)

Operating in Free Air

Operating Case (Tc)

Temperature

+125°C Max.

-55°C Min.

Supply Voltage (Vcc)

with Respect to Ground

+4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## Note:

1. Military products are tested at Tc = +25°C, +125°C, and -55°C, per MIL-STD-883.

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -2 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min.	2.4		V
Vol	Output LOW Voltage	$I_{OL} = 8 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min.		-1.5	V
lıн	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max. (Note 4)		25	μΑ
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max. (Note 4)		-250	μΑ
l <sub>i</sub>	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max.		1	mA
Іохн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 4)		100	μΑ
lozı	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 4)		-100	μA
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max. (Note 5)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lout = 0 mA) V <sub>CC</sub> = Max.		200	mA


- 2. For APL Products, Group A, Subgroups 1, 2, and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. Vit and ViH are input conditions of output tests and are not themselves directly tested. Vit and ViH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vouт = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.


# **SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 1)**


Parameter				Stan	dard	
Symbol	Parameter Desc	ription		Min.	Max.	Unit
tpD	Input or Feedbac		Active Low			ns
'	Combinatorial Ou	tput Active High			40	ns
ts	Setup Time from	Input or Feedback to Cl	ock	25		ns
tн	Hold Time	Active Low		10		ns
		Active High		0		ns
tco	Clock to Output of	Clock to Output or Feedback				ns
tap	Asynchronous Pr	eset to Registered Outp		40	ns	
1 <sub>APW</sub>	Asynchronous Pr	eset Width	25		ns	
tar	Asynchronous Re		55	ns		
1 <sub>ARW</sub>	Asynchronous Re	eset Width		25		ns
twL	Clock Width	LOW		25		ns
twn		HIGH		25		ns
	Maximum Frequency	External Feedback	1/(ts + tco)	16.7		MHz
f <sub>MAX</sub>	(Note 2)	No Feedback	1/(tw+ + twL)	20		MHz
tpzx	OE to Output En		25	ns		
tpxz	OE to Output Disable (Note 3)				25	ns
tea	Input to Output E	nable Using Product Te		35	ns	
ten	Input to Output D	isable Using Product Te	erm Control (Note 3)		35	ns


- See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.


# **SWITCHING WAVEFORMS**

















input to Output Disable/Enable

OE to Output Disable/Enable


- 1.  $V_T = 1.5 \text{ V}$
- 2. Input pulse amplitude 0 V to 3.0 V
- 3. Input rise and fall times 2-5 ns typical.

# **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care; Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010-PAL


# **SWITCHING TEST CIRCUIT**



12350-019A

		Commercial Mili		itary	Measured		
Specification	Sı	CL	R <sub>1</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>2</sub>	Output Value
t <sub>PD</sub> , tco	Closed						1.5 V
tpzx, tea	Z → H: Open Z → L: Closed	50 pF	560 Ω	1.1ΚΩ	560 Ω	1.1ΚΩ	1.5 V
t <sub>PXZ</sub> , t <sub>ER</sub>	H → Z: Open L → Z: Closed	5 pF					$H \rightarrow Z$ : $V_{OH} - 0.5 V$ L $\rightarrow Z$ : $V_{OL} + 0.5 V$

# INPUT/OUTPUT EQUIVALENT SCHEMATICS



Output

12468-018A


# **OUTPUT REGISTER PRELOAD**

The preload function allows the register to be loaded from the output pins. This feature aids functional testing of sequential designs by allowing direct setting of output states. The procedure for preloading follows.

- 1. Set  $\overline{OE}$  to  $V_{IHP}$  to disable output registers.
- 2. Apply either V<sub>IHP</sub> or V<sub>ILP</sub> to all registered outputs. Leave combinatorial outputs floating.
- 3. Pulse PL from VIHP to VILP to VIHP.

- 4. Remove VILP/VIHP from all registered output pins.
- 5. Lower  $\overline{OE}$  to  $V_{ILP}$  to enable the output registers.
- Verify V<sub>OL</sub>/V<sub>OH</sub> at all registered output pins. Note that because of the output inverter, a register that has been preloaded HIGH will provide a LOW at the output.

Parameter Symbol	Parameter Description		Min.	Rec.	Max.	Unit
Vilp	Low-level input voltage		0	0	0.5	V
V <sub>IHP</sub>	High-level input voltage		2.4	5.0	5.5	٧
		-20 COM'L	15			ns
	t <sub>SP</sub> Preload setup time	std COM'L	25			
		std MIL	30			
		-20 COM'L	20			
twp	Preload pulse width	std COM'L	35			ns
		std MIL	45			
t <sub>HP</sub>		-20 COM'L	15			ns
	Preload hold time	std COM'L	25			
		std MIL	30			



10232-010A

**Output Register Preload Waveform**