



## **Document Title**

# 16M(1M x 16bit) Normal mode & Page mode with Deep Power Down Static Random Access Memory

## **Revision history**

| <u>Rev. No.</u> | <u>History</u>  | Issue Date     | <u>Remark</u> |
|-----------------|---|----------------|---------------|
| 0.0             | Initial issue   | May 24, 2005   | Preliminary   |
| 1.0             | Erase non-Pb-free package type<br>Final version release | March 07, 2007 | Final         |



## MEMORY 16M(1M x 16bit) Normal mode & Page mode with Deep Power Down Static Random Access Memory

#### DESCRIPTION

The A64S06162A is a 16Mb high speed, low power Static Random Access Memory(SRAM) organized as 1,048,576 words by 16 bits and supports Deep Power Down and Page Mode. The A64S06162A is a Pseudo SRAM based on successfully proven DRAM CELL SRAM which was specifically developed for cost sensitive, low power computing and communication applications such as mobile cellular phone handsets, personal digital assistants and other battery-operated consumer products.


#### **FEATURES**

- Standard Asynchronous SRAM Interface with Deep Power Down and Page Mode
- Organization : 1M x 16Bit
- Power Supply Voltage : 2.7 ~ 3.3 V : 4 words
- Page Size
- Page Mode Access (tPAA) : 35ns
- : 2.4V Data Retention Voltage
- Deep Power Down : 5uA
- Tri-state Output and TTL Compatible


## **PRODUCT FAMILY**

| Product Family | Operating<br>Temperature | Voltage     | Speed | ISB1<br>(Max) | lccDR<br>(Max) | ICC1<br>(Max) | Mode |
|----------------|--------------------------|-------------|-------|---------------|----------------|---------------|------|
| A64S06162A     | <b>-40 ~ 85</b> ℃        | 2.7 ~ 3.3 V | 70    | 100uA         | 100uA          | 2.0mA         | Page |

## **PIN DESCRIPTION**



## FUNCTIONAL BLOCK DIAGRAM



#### Note : E3 pin (VSS) can be remain as a NC

| Name     | Function            | Name | Function            |
|----------|---------------------|------|---------------------|
| /CS      | Chip Select Input   | VCC  | Power               |
| /OE      | Output Enable Input | VSS  | Ground              |
| /WE      | Write Enable Input  | /UB  | Upper Byte (IO8~15) |
| A0~A19   | Address Input       | /LB  | Lower Byte (IO0~7)  |
| IO0~IO15 | Data Input / Output | /PD  | Deep Power Down     |



## PRODUCT LIST

| Part Name      | Function   |
|----------------|--|
| A64S06162A-70U | 16M, 48-FBGA , $$ 70 ns, 3.0V, $$ -40 $^\circ\!$ |

#### **ABSOLUTE MAXIMUM RATING**

| ltem                                  | Symbol    | Ratings           | Unit |
|---------------------------------------|-----------|-------------------|------|
| Voltage on any pin relative to Vss    | Vin, Vout | -0.2 to VCC+0.3 V | V    |
| Voltage on Vcc supply relative to Vss | Vcc       | -0.2 to 3.6       | V    |
| Power Dissipation                     | Po        | 1.0               | W    |
| Storage temperature                   | Тѕтс      | -55 to 150        | Ĵ    |
| Operating Temperature (Extended)      | TA        | -40 ~ 85          | Ĵ    |

Note :

Stresses greater than those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

| /CS | /PD | /OE | /WE | /LB | /UB | I/O 0~7  | I/O 8~15 | MODE             | Power              |
|-----|-----|-----|-----|-----|-----|----------|----------|------------------|--------------------|
| Х   | L   | Х   | Х   | Х   | Х   | High-Z   | High-Z   | Deselected       | Deep Power<br>Down |
| Н   | Н   | Х   | Х   | Х   | Х   | High-Z   | High-Z   | Deselected       | Standby            |
| Х   | Н   | Х   | Х   | Н   | Н   | High-Z   | High-Z   | Deselected       | Standby            |
| L   | Н   | Н   | Н   | L   | Х   | High-Z   | High-Z   | Output Disabled  | Active             |
| L   | Н   | Н   | Н   | Х   | L   | High-Z   | High-Z   | Output Disabled  | Active             |
| L   | Н   | L   | Н   | L   | Н   | Data Out | High-Z   | Lower Byte Read  | Active             |
| L   | Н   | L   | Н   | Н   | L   | High-Z   | Data Out | Upper Byte Read  | Active             |
| L   | Н   | L   | Н   | L   | L   | Data Out | Data Out | Word Read        | Active             |
| L   | Н   | Х   | L   | L   | Н   | Data In  | High-Z   | Lower Byte Write | Active             |
| L   | Н   | Х   | L   | Н   | L   | High-Z   | Data In  | Upper Byte Write | Active             |
| L   | Н   | Х   | L   | L   | L   | Data In  | Data In  | Word Write       | Active             |

## TRUTH TABLE



#### **RECOMMENDED DC OPERATING CONDITIONS**<sup>10</sup>

| Parameter                     | Symbol | Min                | Тур | Мах                   | Unit |
|-------------------------------|--------|--------------------|-----|-----------------------|------|
| Supply Voltage <sup>(5)</sup> | Vcc    | 2.7                | 3.0 | 3.3                   | V    |
| Ground                        | Vss    | 0                  | 0   | 0                     | V    |
| Input High Voltage            | Vін    | 0.8*Vcc            | -   | Vcc+0.2 <sup>2)</sup> | V    |
| Input Low Voltage             | VIL    | -0.2 <sup>3)</sup> | -   | 0.4                   | V    |

Note :

 $1.T_A = -40^{\circ}C$  to  $85^{\circ}C$ , otherwise specified.

2. Overshoot : Vcc + 1.0V in case of pulse width  $\leq$  20 ns.

3. Undershoot : -1.0V in case of pulse width  $\leq$  20 ns.

4. Overshoot and undershoot are sampled, not 100% tested.

5. Stable power supply required 100 us before device operation.

#### **CAPACITANCE** (TA = 25 °C, f = 1.0MHz)

| Symbol | Parameter          | Condition | Max. | Unit |
|--------|--------------------|-----------|------|------|
| CIN    | Input Capacitance  | VIN =0V   | 8    | pF   |
| Соит   | Output Capacitance | VIO=0V    | 10   | pF   |

Note : This parameter is sampled and not 100% tested

#### DC AND OPERATING CHARACTERISTICS

| Parameter               | Symbol | Test Condition  | Min | Тур | Мах | Unit |
|-------------------------|--------|---|-----|-----|-----|------|
| Input Leakage Current   | ILI    | VIN = Vss to Vcc  | -1  |     | 1   | uA   |
| Output Leakage Current  | ILO    | /CS = VIH, /UB=/LB= VIH or /OE=VIH or<br>/WE=VIL, VIO=Vss to Vcc                              | -1  |     | 1   | uA   |
|                         | lcc1   | Cycle Time = 1 us, 100%duty, IIO=0mA, /CS $\leq$ 0.2V, VIN $\leq$ 0.2V or VIN $\geq$ Vcc-0.2V |     |     | 2.0 | mA   |
|                         | lcc2   | Cycle time=Min, IIO=0mA, 100% duty<br>/CS = VIL,VIN=VIL or VIH                                |     |     | 20  | mA   |
|                         | Ісср   | /CS1 = VIL, CS2=VIH,Tpwc = min Page<br>address cycling  |     |     | 10  | mA   |
| Output Low Voltage      | VOL    | IOL = 2 mA  |     |     | 0.4 | V    |
| Output High Voltage     | Vон    | IOH = -1 mA   | 2.2 |     |     | V    |
| Standby Current(TTL)    | ISB    | /CS=VIH, /UB=/LB= VIH, Other inputs = VIH or VIL  |     |     | 0.3 | mA   |
| Standby Current(CMOS)   | ISB1   | /CS $\geq$ Vcc-0.2V, /UB=/LB $\geq$ Vcc-0.2V (/UB,/LB Controlled) Other inputs = 0 or Vcc     |     |     | 100 | uA   |
| Deep Power Down Current | ISB2   | $/\text{PD} \leq \text{Vss+0.2V}$   |     |     | 5   | uA   |




## Data Retention Electric Characteristic

| $T_A = -40^{\circ}C$ to 85 $^{\circ}C$ (Normal | ), unless otherwise specified |
|--|-------------------------------|
|--|-------------------------------|

| ltem                                    | Symbol | Test Condition   | Min | Тур.<br>(1) | Мах | Unit |
|---|--------|--|-----|-------------|-----|------|
| Voltage for Data<br>Retention           | Vdr    | $/CS=/PD=V_{IH} > Vcc-0.2V \text{ or}$<br>$/UB,/LB \ge Vcc-0.2V,$<br>$VIN \ge Vcc-0.2V \text{ or}$<br>$VIN \le Vss + 0.2V$                 | 2.4 |             | 3.3 | V    |
| Data Retention<br>Current               | ICCDR  | Vcc=2.4V,<br>$/CS=/PD=V_{IH} > V_{CC}-0.2V$ or<br>$/UB,/LB \ge V_{CC}-0.2V$ ,<br>$V_{IN} \ge V_{CC}-0.2V$ or<br>$V_{IN} \le V_{SS} + 0.2V$ |     |             | 100 | uA   |
| Chip Deselect to Data<br>Retention Time | tCDR   | Refer to data retention wave<br>form   | 0   | _           | _   | ns   |
| Operating Recovery<br>Time              | tR     |  | tRC | _           | _   | ns   |

(1) Vcc = 2.4V, T<sub>A</sub> = 25 ℃

## Data Retention Wave Form






## AC TEST CONDITIONS

TA = -40  $^{\circ}$ C to 85  $^{\circ}$ C (Normal), unless otherwise specified

| PARAMETER                               | Value                 |
|---|-----------------------|
| Input Pulse Level                       | 0.4V to 2.2V          |
| Input Rise and Fall Time                | 5ns                   |
| Input and Output Timing Reference Level | 1.5V                  |
| Output Load                             | CL = 30pF + 1TTL Load |

#### AC TEST LOADS



Note : (1) Including jig and scope capacitance

#### **POWER UP TIME**

At starting, maintain stable power for a minimum 100 $\mu$ s with /CS = /PD = high.



## AC CHARACTERISTICS (Vcc = $2.7 \sim 3.3$ V, TA = -40 to 85°C)

|   | -                                     | Symbol | 70ns |     | Unit |
|---|---------------------------------------|--------|------|-----|------|
|   | Parameter List                        |        | Min  | Max |      |
|   | Read Cycle Time                       | tRC    | 70   |     | ns   |
|   | Address Set-up Time                   | tAS    | 0    |     | ns   |
|   | Address Access Time                   | tAA    |      | 70  | ns   |
|   | Chip Select to Output                 | tCO    |      | 70  | ns   |
| R | Output Enable to Valid Output         | tOE    |      | 35  | ns   |
| Е | /UB,/LB Access Time                   | tBA    |      | 70  | ns   |
|   | Chip select to Low-Z Output           | tLZ    | 10   |     | ns   |
| Α | /UB, /LB Enable to Low-Z Output       | tBLZ   | 10   |     | ns   |
| D | Output Enable to Low-Z Output         | tOLZ   | 5    |     | ns   |
|   | Chip Disable to High-Z Output         | tHZ    | 0    | 25  | ns   |
|   | /UB, /LB Disable to High-Z Output     | tBHZ   | 0    | 25  | ns   |
|   | Output Disable to High-Z Output       | tOHZ   | 0    | 25  | ns   |
|   | Output Hold from Address Change       | tOH    | 10   |     | ns   |
|   | Page Read Precharge Time              | tP     | 10   |     | ns   |
|   | Page Read Cycle Time                  | tPRC   | 35   |     | ns   |
|   | Page Read Address Access Time         | tPAA   |      | 35  | ns   |
|   | Write Cycle Time                      | tWC    | 70   |     | ns   |
|   | Chip Select to End of Write           | tCW    | 60   |     | ns   |
| w | Address Valid to End of Write         | tAW    | 60   |     | ns   |
|   | /UB, /LB Valid to End of Write        | tBW    | 60   |     | ns   |
| R | Write Pulse Width                     | tWP    | 50   |     | ns   |
| 1 | Write Recovery Time                   | tWR    | 0    |     | ns   |
|   | Write to Output High-Z                | tWHZ   | 0    | 20  | ns   |
| т | Data to Write Time Overlap            | tDW    | 40   |     | ns   |
| Е | Data Hold from Write Time             | tDH    | 0    |     | ns   |
|   | End of Write to Output Low-Z          | tOW    | 5    |     | ns   |
|   | Page Write Precharge Time             | tP     | 10   |     | ns   |
|   | Page Write Cycle Time                 | tPWC   | 35   |     | ns   |
|   | Page Write Data to Write Time overlap | tPDW   | 20   |     | ns   |
|   | Page Write Data Hold from Write Time  | tPDH   | 0    |     | ns   |



#### **TIMING DIAGRAMS**


#### **READ CYCLE** (/PD = /WE = VIH)

| 4                     | tRC           |   |                     |
|-----------------------|---------------|---|---------------------|
| Address(A2 A19)       |               |   | X                   |
| Page Address(A0 – A1) |               |   | χ                   |
| /CS                   | tAA<br>tCO    |   |                     |
| /UB,/LB               | tLZ(2)<br>tBA | , | , <u> </u>          |
| /ОЕ                   | tOE           |   | 7777                |
| DATA OUT              |               |   | tHZ(1,2)<br>tOHZ(1) |

Note (READ CYCLE) :

- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
- 3. /WE is high for the read cycle.
- 4. Do not access device with cycle timing shorter than tRC for continuous periods > 16us.






#### **PAGE READ CYCLE** (/PD = /WE = VIH)

Note (PAGE MODE READ CYCLE) :


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
- 3. /WE is high for the read cycle.
- 4. Do not access device with cycle timing shorter than tRC for continuous periods > 16us.
- 5. tP (precharge time) should be guaranteed for **new Address**.
- 6. After initial page access is accomplished, the page mode operation provides fast read access speed of random locations within that page





#### WRITE CYCLE 1 (/CS Controlled, /PD = VIH)

WRITE CYCLE 2 (/UB /LB Controlled, /PD = VIH




Notes (WRITE CYCLE) :

- 1. A write occurs during the overlap of a low /CS and low /WE. A write begins at the latest transition among /CS going low and /WE going low: A write end at the earliest transition among /CS going high and /WE going high. tWP is measured from the beginning of write to the end of write.
- 2. tCW is measured from the later of /CS going low to the end of write.
- 3. tAS is measured from the address valid to the beginning of write.
- 4. tWR is measured from the end of write to the address change. tWR is applied in case a write ends as /CS.
- 5. Do not access device with cycle timing shorter than tRC for continuous periods > 16us.



#### PAGE MODE WRITE CYCLE (/PD = VIH)




Notes (PAGE MODE WRITE CYCLE) :

- 1. A write occurs during the overlap of a low /CS and low /WE. A write begins at the latest transition among /CS going low in initial page mode . A write end at the earliest transition among /CS going high and **Page Address transition**. tWP is measured from the beginning of write to the end of write in initial page access.
- 2. tPWC is measured from Page Address trasition (After initial page access) to Page Address transition or /CS going high.
- 2. tCW is measured from the later of /CS going low to the end of write in initial page access.
- 3. tAS is measured from the address valid to the beginning of write.
- 4. Do not access device with cycle timing shorter than tRC for continuous periods > 16us.
- 5. tP (precharge time) should be guaranteed for new Page Address.
- 6. After initial page access is accomplished, the page mode operation provides fast read access speed of random locations within that page



## Deep Power Down Mode





## **Ordering Information**

| Part No.         | Access Time<br>(ns) | Operating Current<br>Max. (mA) | Power Down Mode<br>Standby Current<br>Max. (μΑ) | Package              |
|------------------|---------------------|--------------------------------|---|----------------------|
| A64S06162AG-70F  | 70                  | 20                             | 5   | 48B Pb-Free Mini BGA |
| A64S06162AG-70UF | 70                  | 20                             | 5   | 48B Pb-Free Mini BGA |


•Note : -U is for -40c ~ 85c temperature grade




#### PACKAGE DIMENSION FOR BGA TYPE

48 BALL FINE PITCH 6mm x 8mm BGA(0.75mm ball pitch)


#### **Top View**






**Unit: millimeters** 

Side View



|    | Min  | Typical | Max  |
|----|------|---------|------|
| А  | _    | 0.75    | -    |
| В  | 5.90 | 6.00    | 6.10 |
| B1 | -    | 3.75    | -    |
| С  | 7.90 | 8.00    | 8.10 |
| C1 | _    | 5.25    | -    |
| D  | 0.30 | 0.35    | 0.40 |
| E  | _    | -       | 1.20 |
| E1 | _    | _       | 0.90 |
| E2 | 0.20 | 0.25    | 0.30 |
| Y  | _    | _       | 0.10 |



(March, 2007, Version 1.0)