

Internally Trimmed Integrated Circuit Multiplier

Data Sheet AD532

FEATURES

Pretrimmed to $\pm 1.0\%$ (AD532K) No external components required Guaranteed $\pm 1.0\%$ maximum 4-quadrant error (AD532K) Differential inputs for (X_1-X_2) $(Y_1-Y_2)/10$ V transfer function Monolithic construction, low cost

APPLICATIONS

Multiplication, division, squaring, square rooting Algebraic computation Power measurements Instrumentation applications Available in chip form


GENERAL DESCRIPTION

The AD532 is the first pretrimmed, single chip, monolithic multiplier/divider. It guarantees a maximum multiplying error of $\pm 1.0\%$ and a ± 10 V output voltage without the need for any external trimming resistors or output op amp. Because the AD532 is internally trimmed, its simplicity of use provides design engineers with an attractive alternative to modular multipliers, and its monolithic construction provides significant advantages in size, reliability, and economy. Further, the AD532 can be a direct replacement for other IC multipliers that require external trim networks.

FLEXIBILITY OF OPERATION

The AD532 multiplies in four quadrants with a transfer function of $(X_1 - X_2)(Y_1 - Y_2)/10$ V, divides in two quadrants with a 10 V Z/ $(X_1 - X_2)$ transfer function, and square roots in one quadrant with a transfer function of $\pm \sqrt{10 V Z}$. In addition to these basic functions, the differential X and Y inputs provide significant operating flexibility both for algebraic computation and transducer instrumentation applications. Transfer functions, such as XY/10 V, $(X^2 - Y^2)/10 \text{ V}, \pm X^2/10 \text{ V}, \text{ and } 10 \text{ V Z}/(X_1 - X_2), \text{ are easily attained}$ and are extremely useful in many modulation and function generation applications, as well as in trigonometric calculations for airborne navigation and guidance applications, where the monolithic construction and small size of the AD532 offer considerable system advantages. In addition, the high commonmode rejection ratio (CMRR) (75 dB) of the differential inputs makes the AD532 especially well qualified for instrumentation applications, as it can provide an output signal that is the product of two transducer generated input signals.

FUNCTIONAL BLOCK DIAGRAM



GUARANTEED PERFORMANCE OVER TEMPERATURE

The AD532J and AD532K are specified for maximum multiplying errors of $\pm 2\%$ and $\pm 1\%$ of full scale, respectively at 25°C, and are rated for operation from 0°C to 70°C. The AD532S has a maximum multiplying error of $\pm 1\%$ of full scale at 25°C; it is also 100% tested to guarantee a maximum error of $\pm 4\%$ at the extended operating temperature limits of -55°C and +125°C. All devices are available in either a hermetically sealed TO-100 metal can or 14-lead D-14 side brazed ceramic DIP. The J, K, and S grade chips are also available.

ADVANTAGES OF ON THE CHIP TRIMMING OF THE MONOLITHIC AD532

- 1. True ratiometric trim for improved power supply rejection.
- Reduced power requirements since no networks across supplies are required.
- More reliable because standard monolithic assembly techniques can be used rather than more complex hybrid approaches.
- 4. High impedance X and Y inputs with negligible circuit loading.
- 5. Differential X and Y inputs for noise rejection and additional computational flexibility.

AD532* Product Page Quick Links

Last Content Update: 11/01/2016

Comparable Parts

View a parametric search of comparable parts

Documentation <a>□

Application Notes

• AN-213: Low Cost, Two-Chip, Voltage -Controlled Amplifier and Video Switch

Data Sheet

 AD532: Internally Trimmed Integrated Circuit Multiplier Data Sheet

Software and Systems Requirements <a> □

• JAN to Generic Cross Reference

Design Resources -

- · AD532 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- · Symbols and Footprints

Discussions <a>□

View all AD532 EngineerZone Discussions

Sample and Buy 🖳

Visit the product page to see pricing options

Technical Support <a> Image: Decided to the content of the content

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

Features 1
Applications1
General Description
Flexibility of Operation1
Functional Block Diagram1
Guaranteed Performance Over Temperature 1
Advantages of On The Chip Trimming of The Monolithic AD532
Revision History2
Specifications
Thermal Resistance
Chip Dimensions And Bonding Diagram5
ESD Caution5
Pin Configuration and Function Descriptions6
Typical Performance Characteristics
REVISION HISTORY
9/15—Rev. D to Rev. E
Deleted E-20-1 Package Throughout Changes to Guaranteed Performance Over Temperature Section 1 Deleted Figure 4; Renumbered Sequentially
Changes to Figure 14, Figure 15, and Figure 16 11 Changes to Figure 17 and Figure 18 12 Added Additional Information Section 12 Updated Outline Dimensions 13 Changes to Ordering Guide 14

Functional Description	9
AD532 Performance Characteristics	10
Nonlinearity	10
AC Feedthrough	10
Common-Mode Rejection	10
Dynamic Characteristics	10
Power Supply Considerations	10
Noise Characteristics	10
Applications	11
Replacing Other IC Multipliers	11
Square Root	12
Difference of Squares	12
Additional Information	12
Outline Dimensions	13
Ordering Guide	13

2/01—Revision 0: Initial Version

2/11—Rev. C to Rev. D

SPECIFICATIONS

At 25°C, $V_{\text{S}}=\pm15$ V, $R\geq2~k\Omega$ V_{OS} grounded, unless otherwise noted.

Table 1.

			AD532J			AD532K			AD532	S	
Model	Test Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
MULTIPLIER PERFORMANCE											
Transfer Function		$(X_1$	$-X_{2}(Y_{1})$	$-Y_2$)	$(X_1$	$-X_2$) $(Y_1$	$-Y_2$)	$(X_1$	$-X_2)(Y$	$(-Y_2)$	
			10 V			10 V		-	10 V		
Total Error	$-10 \text{ V} \le X, Y \le +10 \text{ V}$		±1.5	±2.0		±0.7	±1.0		±0.5	±1.0	%
$T_A = Minimum to Maximum$	10 1 3 7, 1 3 1 10 1		±2.5	±2.0		±1.5	±1.0		±0.5	±4.0	%
Total Error vs. Temperature			±0.04			±0.03			±0.01	±0.04	%/°C
Supply Rejection	±15 V ±10%		±0.05			±0.05			±0.01	±0.04	%/%
Nonlinearity, X	X = 20 V p-p, Y = 10 V		± 0.8			±0.55			±0.5		%
Nonlinearity, Y	Y = 20 V p-p, X = 10 V Y = 20 V p-p, X = 10 V		±0.3			±0.2			±0.2		%
Feedthrough, X	Y nulled, $X = 20 \text{ V p-p} 50 \text{ Hz}$		50	200		30	100		30	100	mV
r cedimough, x	1 παιίεα, λ = 20 γ β β 30 π2		30	200		30	100		50	100	1110
Feedthrough, Y (X Nulled, Y = 20 V p-p 50 Hz)			30	150		25	80		25	80	mV
Feedthrough vs. Temperature			2.0			1.0			1.0		mV p-p/°C
Feedthrough vs. Power Supply			±0.25			±0.25			±0.25		mV/%
DYNAMICS											
Small Signal BW	$V_{OUT} = 0.1 \text{ rms}$		1			1			1		MHz
1% Amplitude Error			75			75			75		kHz
Slew Rate	V _{оит} 20 p-p		45			45			45		V/µs
Settling Time	to 2%, $\Delta V_{OUT} = 20 \text{ V}$		1			1			1		μs
NOISE											
Wideband Noise			0.6			0.6			0.6		mV (rms)
f = 5 Hz to 10 kHz											
f = 5 Hz to 5 MHz			3.0			3.0			3.0		mV (rms)
OUTPUT											
Voltage Swing		±10	±13		±10	±13		±10	±13		V
Impedance	f≤1 kHz		1			1			1		Ω
Offset Voltage			±40				±30			±30	mV
Offset Voltage vs.			0.7			0.7				2.0	mV/°C
Temperature			. 2.5			. 2.5			. 2.5		\//0/
Offset Voltage vs. Supply			±2.5			±2.5			±2.5		mV/%
INPUT AMPLIFIERS (X, Y, and Z)	Differential au CM		. 10			. 10			. 10		
Signal Voltage Range	Differential or CM operating differential		±10			±10			±10		V
CMRR	operating unreferrition	40			50			50			dB
Input Bias Current		10			30			30			GD.
X, Y Inputs			3			1.5	4		1.5	4	μΑ
X , Y Inputs T_{MIN} to T_{MAX}			3 10			8	-1		8	±15	μΑ
Z Input			±10			±5	±15		±5	_13	μΑ
Z Input T _{MIN} to T _{MAX}			±30			±25	_15		±25		μΑ
Offset Current			±0.3			±0.1			±0.1		μΑ
Differential Resistance			10			10			10		ΜΩ
DIVIDER PERFORMANCE			**								
Transfer Function	$X_1 > X_2$	10) V Z/(X ₁ –	X ₂)	10) V Z/(X ₁ –	X ₂)	1	0 V Z/(X ₁ -	– X ₂)	
Total Error			. 41	-,	``	. 41			* (1	/	
	$V_X = -10 \text{ V}, -10 \text{ V} \le V_Z \le +10 \text{ V}$		±2			±1			±1		%
	$V_X = -1 \text{ V}, -10 \text{ V} \le V_Z \le +10 \text{ V}$		±4			±3			±3		%

		AD532J AD532K		AD532S							
Model	Test Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SQUARE PERFORMANCE		$(X_1 - X_2)^2$		$(X_1 - X_2)^2$		$(X_1 - X_2)^2$					
			10V			10 V			10 V		
Transfer Function											
Total Error			±0.8			±0.4			±0.4		%
SQUARE ROOTER PERFORMANCE											
Transfer Function		-	$-\sqrt{10 \text{ V Z}}$	Z		$-\sqrt{10 \text{ V}}$	\overline{Z}		$-\sqrt{10 \text{ V}}$	\overline{Z}	
Total Error	$0 \text{ V} \leq \text{V}_{\text{Z}} \leq 10 \text{ V}$		±1.5			±1.0			±1.0		%
POWER SUPPLY SPECIFICATIONS											
Supply Voltage											
Rated Performance			±15			±15			±15		V
Operating		±10		±18	±10		±18	±10		±22	V
Supply Current											
Quiescent			4	6		4	6		4	6	mA

THERMAL RESISTANCE


 θ_{JA} is specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 2. Thermal Resistance

Package Type	θ _{JA}	θις	Unit
H-10A	150	25	°C/W
D-14	85	22	°C/W

CHIP DIMENSIONS AND BONDING DIAGRAM

Contact factory for the latest dimensions. Dimensions are shown in inches and (millimeters).



ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. 10-Lead Header Pin Configuration (H-10)




Figure 4. 14-Lead Side Brazed DIP (D-14)

Table 3. 10-Lead Header Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Y ₁	Y Multiplicand Input 1
2	+V _s	Positive Supply Voltage
3	Z	Dual Purpose Input
4	OUT	Product Output
5	-V _S	Negative Supply Voltage
6	X ₁	X Multiplicand Input 1
7	X ₂	X Multiplicand Input 2
8	GND	Common
9	Vos	Output Offset Adjust
10	Y ₂	Y Multiplicand Input 2

Table 4. 14-Lead Side Brazed DIP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Z	Dual Purpose Input
2	OUT	Product Output
3	-V _S	Negative Supply Voltage
4, 5, 6, 8	NC	No Connection
7	X ₁	X Multiplicand Input 1
9	X_2	X Multiplicand Input 2
10	GND	Common
11	Vos	Output Offset Adjust
12	Y ₂	Y Multiplicand Input 2
13	Y ₁	Y Multiplicand Input 1
14	+V _S	Positive Supply Voltage

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Distortion vs. Peak Signal Amplitude




Figure 6. Distortion vs. Frequency




Figure 7. Feedthrough vs. Frequency




Figure 8. CMRR vs. Frequency




Figure 9. Frequency Response, Multiplying






Figure 10. Frequency Response, Dividing








Figure 12. Spot Noise vs. Frequency

FUNCTIONAL DESCRIPTION

The functional block diagram for the AD532 is shown in Figure 1 and the complete schematic in Figure 13. In the multiplying and squaring modes, Z is connected to the output to close the feedback around the output op amp. In the divide mode, it is used as an input terminal.

The X and Y inputs are fed to high impedance differential amplifiers featuring low distortion and good common-mode rejection. The amplifier voltage offsets are actively laser trimmed to zero during production.

The product of the two inputs is resolved in the multiplier cell using Gilbert's linearized transconductance technique. The cell is laser trimmed to obtain $V_{\text{OUT}} = (X_1 - X_2)(Y_1 - Y_2)/10 \text{ V}$. The built in op amp is used to obtain low output impedance and make possible self contained operation. The residual output voltage offset can be zeroed at V_{OS} in critical applications. Otherwise, the V_{OS} pin should be grounded.




Figure 13. Schematic Diagram

AD532 PERFORMANCE CHARACTERISTICS

Multiplication accuracy is defined in terms of total error at 25°C with the rated power supply. The value specified is in percent of full scale and includes $X_{\rm IN}$ and $Y_{\rm IN}$ nonlinearities, feedback and scale factor error. To this must be added such application dependent error terms as power supply rejection, commonmode rejection and temperature coefficients (although worst case error over temperature is specified for the AD532S). Total expected error is the rms sum of the individual components because they are uncorrelated.

Accuracy in the divide mode is only a little more complex. To achieve division, the multiplier cell must be connected in the feedback of the output op amp as shown in Figure 16. In this configuration, the multiplier cell varies the closed-loop gain of the op amp in an inverse relationship to the denominator voltage. Therefore, as the denominator is reduced, output offset, bandwidth, and other multiplier cell errors are adversely affected. The divide error and drift are then $\epsilon_m \times 10~V/(X_1-X_2)$, where ϵ_m represents multiplier full-scale error and drift and (X_1-X_2) is the absolute value of the denominator.

NONLINEARITY

Nonlinearity is easily measured in percent harmonic distortion. The curves of Figure 5 and Figure 6 characterize output distortion as a function of input signal level and frequency respectively, with one input held at plus or minus $10~\rm V$ dc. In Figure 6, the sine wave amplitude is $20~\rm V$ p-p.

AC FEEDTHROUGH

AC feedthrough is a measure of the multiplier's zero suppression. With one input at zero, the multiplier output should be zero regardless of the signal applied to the other input. Feedthrough as a function of frequency for the AD532 is shown in Figure 7. It is measured for the condition $V_{\rm X}=0,\,V_{\rm Y}=20$ V p-p and $V_{\rm Y}=0,\,V_{\rm X}=20$ V (p-p) over the given frequency range. It consists primarily of the second harmonic and is measured in millivolts peak-to-peak.

COMMON-MODE REJECTION

The AD532 features differential X and Y inputs to enhance its flexibility as a computational multiplier/divider. Common-mode rejection for both inputs as a function of frequency is shown in Figure 8. It is measured with $X_1 = X_2 = 20 \text{ V p-p}$, $(Y_1 - Y_2) = 10 \text{ V}$ dc and $Y_1 = Y_2 = 20 \text{ V p-p}$, $(X_1 - X_2) = 10 \text{ V}$ dc.

DYNAMIC CHARACTERISTICS

The closed-loop frequency response of the AD532 in the multiplier mode typically exhibits a 3 dB bandwidth of 1 MHz and rolls off at 6 dB/octave, thereafter. Response through all inputs is essentially the same as shown in Figure 9. In the divide mode, the closed-loop frequency response is a function of the absolute value of the denominator voltage as shown in Figure 10.

Stable operation is maintained with capacitive loads to 1000 pF in all modes, except the square root for which 50 pF is a safe upper limit. Higher capacitive loads can be driven if a 100 Ω resistor is connected in series with the output for isolation.

POWER SUPPLY CONSIDERATIONS

Although the AD532 is tested and specified with ± 15 V dc supplies, the device may be operated at any supply voltage from ± 10 V to ± 18 V for the J and K versions, and ± 10 V to ± 22 V for the S version. The input and output signals must be reduced proportionately to prevent saturation; however, with supply voltages below ± 15 V, as shown in Figure 11. Because power supply sensitivity is not dependent on external null networks as in other conventionally nulled multipliers, the power supply rejection ratios are improved from 3 to 40 times in the AD532.

NOISE CHARACTERISTICS

The AD532 is sampled to assure that output noise will have no appreciable effect on accuracy. Typical spot noise vs. frequency is shown in Figure 12.

APPLICATIONS

The performance and ease of use of the AD532 is achieved through the laser trimming of thin film resistors deposited directly on the monolithic chip. This trimming on the chip technique provides a number of significant advantages in terms of cost, reliability, and flexibility over conventional in package trimming of off the chip resistors mounted or deposited on a hybrid substrate.

Trimming on the chip eliminates the need for a hybrid substrate and the additional bonding wires that are required between the resistors and the multiplier chip. By trimming more appropriate resistors on the AD532 chip itself, the second input terminals that were committed to external trimming networks have been freed to allow fully differential operation at both the X and Y inputs. Further, the requirement for an input attenuator to adjust the gain at the Y input has been eliminated, letting the user take full advantage of the high input impedance properties of the input differential amplifiers. Therefore, the AD532 offers greater flexibility for both algebraic computation and transducer instrumentation applications.

Provision for fine trimming the output voltage offset has been included. This connection is optional, however, as the AD532 has been factory trimmed for total performance as described in the listed specifications.

REPLACING OTHER IC MULTIPLIERS

Existing designs using IC multipliers that require external trimming networks can be simplified using the pin for pin replaceability of the AD532 by merely grounding the X_2 , Y_2 , and $V_{\rm OS}$ terminals. The $V_{\rm OS}$ terminal must always be grounded when unused.

Multiplication




Figure 14. Multiplier Connection

For operation as a multiplier, the AD532 must be connected as shown in Figure 14. The inputs can be fed differentially to the X and Y inputs or single-ended by simply grounding the unused input. Connect the inputs according to the desired polarity in the output. The Z terminal is tied to the output to close the feedback loop around the op amp (see Figure 1). The offset adjust $V_{\rm OS}$ is optional and is adjusted when both inputs are zero volts to obtain zero out, or to null other system offsets.

Squaring




Figure 15. Squarer Connection

The squaring circuit in Figure 15 is a simple variation of the multiplier. The differential input capability of the AD532, however, can obtain a positive or negative output response to the input, a useful feature for control applications, as it might eliminate the need for an additional inverter somewhere else.

Division




Figure 16. Divider Connection

The AD532 can be configured as a two-quadrant divider by connecting the multiplier cell in the feedback loop of the op amp and using the Z terminal as a signal input, as shown in Figure 16. It should be noted, however, that the output error is given approximately by 10 V $\epsilon_m/(X_1-X_2)$, where ϵ_m is the total error specification for the multiply mode and bandwidth by $f_m \times (X_1-X_2)/10$ V, where f_m is the bandwidth of the multiplier. Further, to avoid positive feedback, the X input is restricted to negative values. Thus, for single-ended negative inputs (0 V to -10 V), connect the input to X and the offset null to X_2 ; for single-ended positive inputs (0 V to +10 V), connect the input to X_2 and the offset null to X_1 . For optimum performance, gain (SF) and offset (X_0) adjustments are recommended as shown and explained in Table 5.

For practical reasons, the useful range in denominator input is approximately 500 mV $\leq |(X_1 - X_2)| \leq 10$ V. The voltage offset adjust (Vos), if used, is trimmed with Z at zero and $(X_1 - X_2)$ at full scale.

Table 5. Adjustment Procedure (Divider or Square Rooter)

	Divider			Square Rooter		
	With:		Adjust for:	With:	Adjust for:	
Adjust	Х	Z	V _{OUT}	Z	V _{OUT}	
Scale	-10 V	+10 V	-10 V	+10 V	-10 V	
Factor						
X ₀ (Offset)	-1 V	+0.1 V	−1 V	+0.1 V	−1 V	

The optional scale factor and offset adjustments listed in Table 5 may be interactive. Repeat until satisfactory results are obtained.

SQUARE ROOT




Figure 17. Square Rooter Connection

The connections for square root mode are shown in Figure 17. Similar to the divide mode, the multiplier cell is connected in the feedback of the op amp by connecting the output back to both the X and Y inputs. The diode D_1 is connected as shown to prevent latch-up as $Z_{\rm IN}$ approaches 0 V. In this case, the $V_{\rm OS}$ adjustment is made with $Z_{\rm IN} = +0.1~V$ dc, adjusting $V_{\rm OS}$ to obtain -1.0~V dc in the output, $V_{\rm OUT} = -\sqrt{10~V~Z}$. For optimum performance, gain (SF) and offset (X0) adjustments are recommended as shown and explained in Table 5.

DIFFERENCE OF SQUARES





Figure 18. Differential of Squares Connection

The differential input capability of the AD532 allows for the algebraic solution of several interesting functions, such as the difference of squares, $X_2 - Y_2/10$ V. As shown in Figure 18, the AD532 is configured in the square mode, with a simple unity gain inverter connected between one of the signal inputs (Y) and one of the inverting input terminals $(-Y_{IN})$ of the multiplier. The inverter should use precision (0.1%) resistors or be otherwise trimmed for unity gain for best accuracy.

ADDITIONAL INFORMATION

For additional information about the applications for the AD532, refer to the *Multiplier Application Guide*.


OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 19. 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] (D-14)

Dimensions shown in inches and (millimeters)



DIMENSIONS PER JEDEC STANDARDS MO-006-AF
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 20. 10-Pin Metal Header Package [TO-100] (H-10) Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD532JCHIPS	0°C to 70°C	Chip	
AD532JDZ	0°C to 70°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD532JHZ	0°C to 70°C	10-Pin Metal Header Package [TO-100]	H-10
AD532KDZ	0°C to 70°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD532KHZ	0°C to 70°C	10-Pin Metal Header Package [TO-100]	H-10
AD532SCHIPS	−55°C to +125°C	Chip	
AD532SD	−55°C to +125°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD532SD/883B	−55°C to +125°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD532SH	−55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10
AD532SH/883B	−55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10

 $^{^{1}}$ Z = RoHS Compliant Part.

NOTES