

### 1.1 Scope.

This specification covers the detail requirements for a monolithic CMOS multiplying digital-to-analog converter with on-board data latches. It is loaded by a single 12-bit wide word and interfaces directly to 12- and 16-bit microprocessor based systems. The AD7545A is an improved version of the AD7545 and will operate with any supply voltage from +5 V to +15 V.

### 1.2 Part Number.

The complete part numbers per Tables 1 and 2 of this specification are as follows:

Device	Part Number <sup>1</sup>
-1	AD7545AT(X)/883B
-2	AD7545AU(X)/883B

NOTE

<sup>1</sup>To complete the part number substitute the package identifier as shown in paragraph 1.2.3.

### 1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-20	20-Pin Cerdip
E	E-20A	20-Contact LCC

### 1.3 Absolute Maximum Ratings. ( $T_A = +25^\circ\text{C}$ unless otherwise noted)

$V_{DD}$ to DGND .....	-0.3 V, +17 V
Digital Input Voltage to DGND .....	-0.3 V, $V_{DD} + 0.3$ V
$V_{RFB}$ , $V_{REF}$ to DGND .....	+25 V
$V_{PIN_1}$ to DGND .....	-0.3 V, $V_{DD} + 0.3$ V
AGND to DGND .....	-0.3 V, $V_{DD} + 0.3$ V
Power Dissipation to $+75^\circ\text{C}$ .....	450 mW
Derates above $+75^\circ\text{C}$ by .....	6 mW/ $^\circ\text{C}$
Operating Temperature Range .....	-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$
Storage Temperature .....	-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$
Lead Temperature (Soldering, 10 sec) .....	+300 $^\circ\text{C}$

### 1.5 Thermal Characteristics.

Thermal Resistance  $\theta_{JC} = 30^\circ\text{C/W}$  for Q-20 and E-20A  
 $\theta_{JA} = 120^\circ\text{C/W}$  for Q-20 and E-20A

# AD7545A—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Design Limit $T_{min}/T_{max}$	Sub Group 1	Sub Group 2, 3	Test Conditions/Comments $V_{DD} = +5\text{ V}$	Units
Resolution	RES	-1, 2	12				Bits
Relative Accuracy	RA	-1, 2	1/2	1/2	1/2		$\pm\text{LSB max}$
Differential Nonlinearity	DNL	-1, 2	1	1	1	12-Bit Monotonic $T_{min}$ to $T_{max}$	$\pm\text{LSB max}$
Gain Error <sup>2</sup>	$A_E$	-1	4	3	4	DAC Register Loaded with 1111 1111 1111	$\pm\text{LSB max}$
		-2	2	1	2		
Gain Tempco	$TC_{AE}$	-1, 2	5				$\pm\text{ppm}/^{\circ}\text{C max}$
Power Supply Rejection	PSRR	-1, 2	0.004	0.002	0.004	$V_{DD} = \pm 5\%$	$\pm\%/\text{max}$
Output Leakage Current	OUT1	-1, 2	200	10	200	$DB0-DB11 = 0\text{ V}; \overline{WR}, \overline{CS} = 0\text{ V}$	$\pm\text{nA max}$
Output Current Settling Time	$t_{SL}$	-1, 2	1			To +1/2 LSB; OUT1 Load = 100 $\Omega$ , DAC Output Measured from Falling Edge of $\overline{WR}$ . $\overline{CS} = 0\text{ V}$	$\mu\text{s max}$
Feedthrough Error	FT	-1, 2	10				$\text{mV p-p max}$
Reference Input Resistance Pin 19 to Ground	$R_{IN}$	-1, 2	10	10	10		$\text{k min}$
			20	20	20		$\text{k max}$
Digital Input High Voltage	$V_{IH}$	-1, 2	2.4	2.4	2.4		$\text{V min}$
Digital Input Low Voltage	$V_{IL}$	-1, 2	0.8	0.8	0.8		$\text{V max}$
Digital Input Leakage Current	$I_{IN}$	-1, 2	10	1	10	$V_{IN} = 0\text{ V}$ or $V_{DD}$	$\pm\mu\text{A max}$
Digital Input Capacitance	$C_{IN}$	-1, 2	8			$DB0-DB11; \overline{WR}, \overline{CS}$	$\text{pF max}$
			15				
Output Capacitance	$C_{OUT1}$	-1, 2	70			$DB0-DB11 = 0\text{ V}, \overline{WR}, \overline{CS} = 0\text{ V}$	$\text{pF max}$
			150			$DB0-DB11 = V_{DD}, \overline{WR}, \overline{CS} = 0\text{ V}$	
Chip Select to Write Setup Time <sup>3</sup>	$t_{CS}$	-1, 2	170			$t_{CS} \geq t_{WR}, t_{CH} \geq 0$	$\text{ns min}$
Chip Select to Write Hold Time <sup>3</sup>	$t_{CH}$	-1, 2	0				
Write Pulse Width <sup>3</sup>	$t_{WR}$	-1, 2	170				
Data Setup Time <sup>3</sup>	$t_{DS}$	-1, 2	150				
Data Hold Time <sup>3</sup>	$t_{DH}$	-1, 2	5				
Supply Current from $V_{DD}$	$I_{DD}$	-1, 2	2	2	2	All Digital Inputs $V_{IL}$ or $V_{IH}$	$\text{mA max}$
			100	100	100	All Digital Inputs 0 or $V_{DD}$	$\mu\text{A max}$

NOTES

<sup>1</sup> $V_{OUT1} = 0\text{ V}$ ,  $V_{REF} = +10\text{ V}$ , AGND = DGND unless otherwise stated.

<sup>2</sup>Measured using internal feedback resistor.

<sup>3</sup>Timing per Figure 1.

Table 2.

Test	Symbol	Device	Design Limit $T_{min}/T_{max}$	Sub Group 1	Sub Group 2, 3	Test Conditions/Comments $V_{DD} = +15 \text{ V}$	Units
Resolution	RES	-1, 2	12				Bits
Relative Accuracy	RA	-1, 2	1/2	1/2	1/2		$\pm \text{ LSB max}$
Differential Nonlinearity	DNL	-1, 2	1	1	1	12-Bit Monotonic $T_{min}$ to $T_{max}$	$\pm \text{ LSB max}$
Gain Error <sup>2</sup>	$A_E$	-1	4	3	4	DAC Register Loaded with 1111 1111 1111	$\pm \text{ LSB max}$
		-2	2	1	2		
Gain Tempco	$TC_{AE}$	-1, 2	5				$\pm \text{ ppm}/\text{C max}$
Power Supply Rejection	PSRR	-1, 2	0.004	0.002	0.004	$V_{DD} = -5\%$	$\pm \text{ %/V max}$
Output Leakage Current	OUT1	-1, 2	200	10	200	$DB0-DB11 = 0 \text{ V}; \overline{WR}, \overline{CS} = 0 \text{ V}$	$\pm \text{nA max}$
Output Current Settling Time	$t_{SL}$	-1, 2	1			To +1/2 LSB; OUT1 Load = 100 $\Omega$ , DAC Output Measured from Falling Edge of WR.	$\mu\text{s max}$
Feedthrough Error	FT	-1, 2	10				$\text{mV p-p max}$
Reference Input Resistance Pin 19 to Ground	$R_{IN}$	-1, 2	10	10	10	$V_{IN} = 0 \text{ V or } V_{DD}$	$\text{k min}$
			20	20	20		$\text{k max}$
Digital Input High Voltage	$V_{IH}$	-1, 2	13.5	13.5	13.5		$\text{V min}$
Digital Input Low Voltage	$V_{IL}$	-1, 2	1.5	1.5	1.5		$\text{V max}$
Digital Input Leakage Current	$I_{IN}$	-1, 2	10	1	10		$\pm \mu\text{A max}$
Digital Input Capacitance	$C_{IN}$	-1, 2	8			$DB0-DB11; \overline{WR}, \overline{CS}$	$\text{pF max}$
Output Capacitance	$C_{OUT1}$	-1, 2	70			$DB0-DB11 = 0 \text{ V}, \overline{WR}, \overline{CS} = 0 \text{ V}$	$\text{pF max}$
			150			$DB0-DB11 = V_{DD}, \overline{WR}, \overline{CS} = 0 \text{ V}$	$\text{pF max}$
Chip Select to Write Setup Time <sup>3</sup>	$t_{CS}$	-1, 2	95				$t_{CS} \geq t_{WR}, t_{CH} \geq 0$
Chip Select to Write Hold Time <sup>3</sup>	$t_{CH}$	-1, 2	0				
Write Pulse Width <sup>3</sup>	$t_{WR}$	-1, 2	95				
Data Setup Time <sup>3</sup>	$t_{DS}$	-1, 2	80				
Data Hold Time <sup>3</sup>	$t_{DH}$	-1, 2	5				
Supply Current from $V_{DD}$	$I_{DD}$	-1, 2	2	2	2	All Digital Inputs $V_{IL}$ or $V_{IH}$	$\text{mA max}$
			100	100	100	All Digital Inputs 0 or $V_{DD}$	$\mu\text{A max}$

## NOTES



<sup>1</sup> $V_{OUT1} = 0 \text{ V}, V_{REF} = +10 \text{ V}, AGND = DGND$  unless otherwise stated.<sup>2</sup>Measured using internal feedback resistor.<sup>3</sup>Timing per Figure 1.

Figure 1. Write Cycle Timing Diagram

# AD7545A

## 3.2.1 Functional Block Diagram and Terminal Assignments.



## 3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (80).

## 4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883, Method 1005. Burn-in is per MIL-STD-883 Method 1015, Test Condition (B).

