



CORTINA

Cortina Systems® LXT908 Universal 3.3 V 10BASE-T and AUI Transceiver

Datasheet

The Cortina Systems® LXT908 Universal 3.3 V 10BASE-T and AUI Transceiver (LXT908 PHY) is designed for IEEE 802.3 physical layer applications. It provides all the active circuitry to interface most standard 802.3 controllers to either the 10BASE-T media or Attachment Unit Interface (AUI). In addition to standard 10 Mbps Ethernet, the LXT908 PHY also supports full-duplex operation at 20 Mbps.

LXT908 PHY functions include Manchester encoding/decoding, receiver squelch and transmit pulse shaping, jabber, link testing and reversed polarity detection/correction. The LXT908 PHY can be used to drive either the AUI drop cable or the 10BASE-T twisted-pair cable with only a simple isolation transformer. Integrated filters simplify the design work required for FCC-compliant EMI performance.

The LXT908 PHY is fabricated with an advanced CMOS process and requires only a single 3.3 V power supply.

Applications

- Access devices (DSL, Cable Modems, and Set-top Boxes)
- Routers/Bridges/Switches/Hubs
- Telecom Backplane
- USB to Ethernet Converters

Features

Functional Features

- Improved Filters - Simplifies FCC Compliance
- Integrated Manchester Encoder/Decoder
- 10BASE-T compliant Transceiver
- AUI Transceiver
- Supports Standard and Full-Duplex Ethernet

Diagnostic Features

- Four LED Drivers
- AUI/RJ-45 Loopback

Convenience Features

- Automatic/Manual AUI/RJ-45 Selection
- Automatic Polarity Correction
- SQE Disable/Enable function
- Power Down Mode with tristated outputs
- Four loopback modes
- Single 3.3 V operation
- Available in 64-pin LQFP and 44-pin PLCC package
- Commercial (0 to +70°C) and Extended (-40 to +85°C) temperature range

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH CORTINA SYSTEMS® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

EXCEPT AS PROVIDED IN CORTINA'S TERMS AND CONDITIONS OF SALE OF SUCH PRODUCTS, CORTINA ASSUMES NO LIABILITY WHATSOEVER, AND CORTINA DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF CORTINA PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Cortina products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

CORTINA SYSTEMS®, CORTINA™, and the Cortina Earth Logo are trademarks or registered trademarks of Cortina Systems, Inc. or its subsidiaries in the US and other countries. Any other product and company names are the trademarks of their respective owners. Copyright © 2001–2009 Cortina Systems, Inc. All rights reserved.

Contents

| | | |
|------------|---|-----------|
| 1.0 | Pin Assignments and Signal Descriptions | 9 |
| 2.0 | Functional Description..... | 12 |
| 2.1 | Introduction | 12 |
| 2.1.1 | Controller Compatibility Modes | 12 |
| 2.1.2 | Transmit Function | 12 |
| 2.1.3 | Jabber Control Function | 13 |
| 2.1.4 | Receive Function | 14 |
| 2.1.5 | SQE Function | 14 |
| 2.1.6 | Polarity Reverse Function..... | 15 |
| 2.1.7 | Loopback Function | 15 |
| 2.1.8 | Collision Detection Function | 16 |
| 2.1.9 | Link Pulse Transmission..... | 17 |
| 2.1.10 | Link Integrity Test Function..... | 17 |
| 3.0 | Application Information | 19 |
| 3.1 | External Components | 19 |
| 3.1.1 | Crystal Information..... | 19 |
| 3.1.2 | Magnetic Information | 19 |
| 3.2 | Layout Requirements..... | 19 |
| 3.2.1 | Auto Port Select with External Loopback Control | 19 |
| 3.2.2 | Full Duplex Support | 21 |
| 3.2.3 | Dual Network Support-10Base T and Token Ring..... | 22 |
| 3.2.4 | Manual Port Select & Link Test Function..... | 23 |
| 3.2.5 | Three Media Application | 24 |
| 3.2.6 | AUI Encoder/Decoder Only | 25 |
| 4.0 | Test Specifications..... | 27 |
| 4.1 | Timing Diagrams for Mode 1 (MD2, 1, 0 = Low, Low, Low) Figure 16 through Figure 21 | 31 |
| 4.2 | Timing Diagrams for Mode 2 (MD2, 1, 0 = Low, Low, High) Figure 22 through Figure 27 | 33 |
| 4.3 | Timing Diagrams for Mode 3 (MD2, 1, 0 = Low, High, Low) Figure 28 through Figure 33 | 35 |
| 4.4 | Timing Diagrams for Mode 4 (MD2, 1, 0 = Low, High, High) Figure 34 through Figure 39 | 37 |
| 4.5 | Timing Diagrams for Mode 5 (MD2, 1, 0 = High, High, Low) Figure 40 through Figure 45 | 39 |
| 5.0 | Mechanical Specifications..... | 41 |

Figures

| | | |
|----|---|----|
| 1 | LXT908 PHY Block Diagram | 8 |
| 2 | LXT908 Pin Assignments—44-pin and 64-pin Packages | 9 |
| 3 | LXT908 PHY TPO Output Waveform | 13 |
| 4 | Jabber Control Function | 14 |
| 5 | SQE Function | 15 |
| 6 | Collision Detection Function | 16 |
| 7 | Transmitted Link Integrity Pulse Timing | 17 |
| 8 | Link Integrity Test Function | 18 |
| 9 | LAN Adapter Board – Auto Port Select with External Loopback Control..... | 20 |
| 10 | Full-Duplex Operation..... | 21 |
| 11 | LXT908 PHY/380C26 Interface for Dual Network Support of 10BASE-T and Token Ring | 22 |
| 12 | LAN Adapter Board – Manual Port Select with Link Test Function | 23 |
| 13 | Manual Port Select with Seeq* 8005 Controller | 24 |
| 14 | Three Media Application..... | 25 |
| 15 | AUI Encoder/Decoder Only Application..... | 26 |
| 16 | Mode 1 RCLK/Start-of-Frame Timing..... | 31 |
| 17 | Mode 1 RCLK/End-of-Frame Timing..... | 31 |
| 18 | Mode 1 Transmit Timing..... | 32 |
| 19 | Mode 1 Collision Detect Timing..... | 32 |
| 20 | Mode 1 COL/SQE Output Timing/CI Output Timing..... | 32 |
| 21 | Mode 1 Loopback Timing | 32 |
| 22 | Mode 2 RCLK/Start-of-Frame Timing..... | 33 |
| 23 | Mode 2 RCLK/End-of-Frame Timing..... | 33 |
| 24 | Mode 2 Transmit Timing..... | 34 |
| 25 | Mode 2 Collision Detect Timing..... | 34 |
| 26 | Mode 2 COL/SQE Output Timing..... | 34 |
| 27 | Mode 2 Loopback Timing | 34 |
| 28 | Mode 3 RCLK/Start-of-Frame Timing..... | 35 |
| 29 | Mode 3 RCLK/End-of-Frame Timing..... | 35 |
| 30 | Mode 3 Transmit Timing..... | 36 |
| 31 | Mode 3 Collision Detect Timing..... | 36 |
| 32 | Mode 3 COL/SQE Output Timing..... | 36 |
| 33 | Mode 3 Loopback Timing | 36 |
| 34 | Mode 4 RCLK/Start-of-Frame Timing..... | 37 |

| | | |
|----|--|----|
| 35 | Mode 4 RCLK/End-of-Frame Timing | 37 |
| 36 | Mode 4 Transmit Timing | 38 |
| 37 | Mode 4 Collision Detect Timing | 38 |
| 38 | Mode 4 COL/SQE Output Timing | 38 |
| 39 | Mode 4 Loopback Timing | 38 |
| 40 | Mode 5 RCLK/Start-of-Frame Timing | 39 |
| 41 | Mode 5 RCLK/End-of-Frame Timing | 39 |
| 42 | Mode 5 Transmit Timing | 40 |
| 43 | Mode 5 Collision Detect Timing | 40 |
| 44 | Mode 5 COL/SQE Output Timing | 40 |
| 45 | Mode 5 Loopback Timing | 40 |
| 46 | 44-Pin PLCC Package Specifications | 41 |
| 47 | 64-Pin LQFP Package Specifications | 42 |


Tables

| | | |
|----|---|----|
| 1 | LXT908 PHY Signal Descriptions | 10 |
| 2 | Controller Compatibility Mode Options | 13 |
| 3 | Suitable Crystals..... | 19 |
| 4 | Absolute Maximum Values | 27 |
| 5 | Recommended Operating Conditions | 27 |
| 6 | I/O Electrical Characteristics | 27 |
| 7 | AUI Electrical Characteristics | 28 |
| 8 | Twisted-Pair Electrical Characteristics | 28 |
| 9 | Switching Characteristics | 29 |
| 10 | RCLK/Start-of-Frame Timing..... | 29 |
| 11 | RCLK/End-of-Frame Timing | 29 |
| 12 | Transmit Timing..... | 30 |
| 13 | Collision, COL/CI Output and Loopback Timing..... | 30 |

Revision History

| |
|--|
| Revision 4.0 Revision Date: 10 March 2009 |
| First release of this document from Cortina Systems, Inc. |
| Revision 003 Revision Date: 29 October 2005 |
| <ul style="list-style-type: none">• Added Section 5.1, "Top-Label Marking":• Added Table 48 "Sample LQFP Package - Intel® LXT908 Transceiver"• Added Table 49 "Sample Pb-Free (RoHS-Compliant) LQFP Package - Intel® LXT908 Transceiver"• Modified Table 14 "Product Information" for RoHS information.• Modified Figure 52 "Ordering Information - Sample" |
| Revision 2001 Revision Date: June 2001 |
| <ul style="list-style-type: none">• Added new set of applications• Added 01 μF label to capacitor at bottom of Figure 9• Added 01 μF label to capacitor at bottom of Figure 10• Added 01 μF label to capacitor at bottom of Figure 11• Added 01 μF label to capacitor at bottom of Figure 12• Added 01 μF label to capacitor at bottom of Figure 13• Added second para. under "Test Specifications" regarding Quality and Reliability issues• Removed "Ambient operating temperature" from Absolute Maximum Ratings table• Added Appendix: Product Ordering Information |

Figure 1 LXT908 PHY Block Diagram



1.0 Pin Assignments and Signal Descriptions

Figure 2 LXT908 Pin Assignments—44-pin and 64-pin Packages




Table 1 LXT908 PHY Signal Descriptions (Sheet 1 of 2)

| Pin# | | Symbol | I/O | Description |
|--------------|--|-------------------|-------------|---|
| PLCC | LQFP | | | |
| 1 34 | 10 56 | VCC1 VCC2 | – – | Power 1 and 2. Connect to positive power supply terminal (+3.3 V DC). |
| – | 9 | VCCA | – | Analog Supply. (+3.3 V) |
| 2 3 | 11 12 | CIP CIN | I I | AUI Collision Pair. Differential input pair connected to the AUI transceiver CI circuit. The input is collision signaling or SQE. |
| 4 | 13 | NTH | I | Normal Threshold. When NTH is High, the normal TP squelch threshold is in effect. When NTH is Low, the normal TP squelch threshold is reduced by 4.5 dB. |
| 5 6 25 | 14 15 44 | MD0 MD1 MD2 | I I I | Mode Select 0 (MD0), Mode Select 1 (MD1) and Mode Select 2 (MD2). Mode select pins determine the controller compatibility mode as specified in Table 2 . |
| 7, 29 | 1, 2, 6 16, 17 18, 20 30, 31 32, 33 41, 43, 48, 49, 50, 51, 60, 63, 64 | N/C | – | No Connect. These pins may be left unconnected or tied to ground. |
| 8 | 19 | LI | I | Link Test Enable. Controls Link Integrity Test; enabled when High, disabled when Low. |
| 9 | 21 | JAB | O | Jabber Indicator. Output goes High to indicate Jabber state. |
| 10 | 22 | TEST | I | Test. This pin must be tied High. |
| 11 | 23 | TCLK | O | Transmit Clock. A 10 MHz clock output. This clock signal should be directly connected to the transmit clock input of the controller. TCLK goes to high impedance (tri-state) when LEDT/PDN is pulled Low externally. |
| 12 | 24 | TXD | I | Transmit Data. Input signal containing NRZ data to be transmitted on the network. TXD is connected directly to the transmit data output of the controller. |
| 13 | 25 | TEN | I | Transmit Enable. Enables data transmission and starts the Watch-Dog Timer. Synchronous to TCLK (see Test Specifications for details). |
| 14 15 | 26 27 | CLKO CLKI | O I | Crystal Oscillator. A 20 MHz crystal must be connected across these pins, or a 20 MHz clock applied at CLKI with CLKO left open. |
| 16 | 28 | COL | O | Collision Detect. Output driving the collision detect input of the controller. COL goes to high impedance (tri-state) when LEDT/PDN is pulled Low externally. |
| 17 | 29 | AUTOSEL | I | Automatic Port Select. When High, automatic port selection is enabled (the LXT908 PHY defaults to the AUI port only if TP link integrity = Fail). When Low, manual port selection is enabled (the PAUI pin determines the active port). |
| 18 | 34 | LEDR | O | Receive LED. Open drain driver for the receive indicator LED. Output is pulled Low during receive, except when data is being looped back to DIN/DIP from a remote transceiver (external MAU). LED “On” time (Low output) is extended by approximately 100 ms. |
| 19 | 35 | LEDT/ PDN | O I | Transmit LED (LEDT)/Power Down (PDN). Open drain driver for the transmit indicator LED. Output is pulled Low during transmit. Do not allow this pin to float. If unused, tie High. LED “On” time (Low output) is extended by approximately 100 ms. If externally tied Low, the LXT908 PHY goes to power down state. In power down state, TCLK, COL, RXD, CD, and RCLK (pins 11, 16, 26, 27, and 28, respectively) are tri-stated. |

Table 1 LXT908 PHY Signal Descriptions (Continued) (Sheet 2 of 2)

| Pin# | | Symbol | I/O | Description |
|----------------------|----------------------|----------------------------------|------------------|---|
| PLCC | LQFP | | | |
| 20 | 36 | LEDL | O I | Link LED. Open drain driver for link integrity indicator LED. Output is pulled Low during link test pass. If externally tied Low, internal circuitry is forced to "Link Pass" state and the LXT908 PHY will continue to transmit link test pulses. |
| 21 | 37 | LEDC/ FDE | O I | Collision LED (LEDC)/Full Duplex Enable (FDE). Open drain driver for the collision indicator LED pulls Low during collision. LED "On" time (Low output) is extended by approximately 100 ms. If externally tied Low, the LXT908 PHY disables the internal TP loopback and collision detection circuits to allow full-duplex operation or external TP loopback. |
| 22 | 38 | LBK | I | Loopback. Enables internal loopback mode. Refer to Functional Description and Test Specifications for details. |
| 23 33 | 39 55 | GND1 GND2 | - - | Ground Returns 1 and 2. Connect to negative power supply terminal (ground). |
| - | 40 | GNDA | - | |
| 27 | 46 | CD | O | Carrier Detect. An output to notify the controller of activity on the network. CD goes to high impedance (tri-state) when LEDT/PDN is pulled Low externally. |
| 28 | 47 | RCLK | O | Receive Clock. A recovered 10 MHz clock that is synchronous to the received data and connected to the controller receive clock input. RCLK goes to high impedance (tri-state) when LEDT/PDN is pulled Low externally. |
| 30 | 52 | PLR | O | Polarity Reverse. Output goes High to indicate reversed polarity at the TP input. |
| 32 35 31 36 | 54 57 53 58 | TPOPA TPONA TPOPB TPONB | O O O O | Twisted-Pair Transmit Pairs A & B. Two differential driver pair outputs (A and B) to the twisted-pair cable. The outputs are pre-equalized. Each pair must be shorted together with an 11.5 Ω 1% resistor to match an impedance of 100 Ω. |
| 37 | 59 | DSQE | I | |
| 38 39 | 61 62 | TPIP TPIN | I I | Twisted-Pair Receive Pair. A differential input pair from the TP cable. Receive filter is integrated on chip. No external filters are required. |
| 40 | 3 | PAUI | I | |
| 41 42 | 4 5 | DIP DIN | I I | AUI Receive Pair. Differential input pair from the AUI transceiver DI circuit. The input is Manchester encoded. |
| 43 44 | 7 8 | DOP DON | O O | |

2.0 Functional Description

2.1 Introduction

The LXT908 PHY performs the physical layer signaling (PLS) and Media Attachment Unit (MAU) functions as defined by the IEEE 802.3 specification. It functions as an AUI (PLS-Only device) for use with 10BASE-2 or 10BASE-5 coaxial cable networks, or as an Integrated PLS/MAU for use with 10BASE-T twisted-pair (TP) networks. In addition to standard 10 Mbps operation, the LXT908 PHY also supports full-duplex 20 Mbps operation.

The LXT908 PHY interfaces a back-end controller to either an AUI drop cable or a TP cable. The controller interface includes transmit and receive clock and NRZ data channels, as well as mode control logic and signaling. The AUI interface comprises three circuits: Data Output (DO), Data Input (DI), and Collision (CI). The TP interface comprises two circuits: Twisted-Pair Input (TPI) and Twisted-Pair Output (TPO). In addition to the three basic interfaces, the LXT908 PHY contains an internal crystal oscillator and four LED drivers for visual status reporting.

Functions are defined from the back end controller side of the interface. The LXT908 PHY Transmit function refers to data transmitted by the back end to the AUI cable (PLS-Only mode) or to the TP network (Integrated PLS/MAU mode). The LXT908 PHY Receive function refers to data received by the back end from the AUI cable (PLS-Only) or from the TP network (Integrated PLS/MAU mode). In the integrated PLS/MAU mode, the LXT908 PHY performs all required MAU functions defined by the IEEE 802.3 10BASE-T specification such as collision detection, link integrity testing, signal quality error messaging, jabber control, and loopback. In the PLS-Only mode, the LXT908 PHY receives incoming signals from the AUI DI circuit with ± 18 ns of jitter and drives the AUI DO circuit.

2.1.1 Controller Compatibility Modes

The LXT908 PHY is compatible with most industry-standard controllers including devices produced by Advanced Micro Devices* (AMD*), Motorola*, Intel*, Fujitsu*, National Semiconductor*, Seeq*, and Texas Instruments*, as well as custom controllers. Five different control signal timing and polarity schemes (Modes 1 through 5) are required to achieve this compatibility. Mode select pins (MD2:0) determine Controller compatibility modes as listed in [Table 2](#). Refer to Test Specifications for a complete set of timing diagrams for each mode.

2.1.2 Transmit Function

The LXT908 PHY receives NRZ data from the controller at the TXD input as shown in the block diagram on the first page of this Data Sheet, and passes it through a Manchester encoder. The encoded data is then transferred to either the AUI cable (the DO circuit) or the TP network (the TPO circuit). The advanced integrated pulse shaping and filtering network produces the output signal on TPON and TPOP, shown in [Figure 3](#). The TPO output is pre-distorted and pre-filtered to meet the 10BASE-T jitter template. An internal continuous resistor-capacitor filter is used to remove any high-frequency clocking noise from the pulse shaping circuitry. Integrated filters simplify the design work required for FCC-compliant EMI performance. During idle periods, the LXT908 PHY transmits link integrity test pulses on the TPO circuit (if LI is enabled and integrated PLS/ MAU mode is selected). External resistors control the termination impedance.

Figure 3 LXT908 PHY TPO Output Waveform




Table 2 Controller Compatibility Mode Options


| Controller Mode | MD2 | MD1 | MD0 |
|--|------|------|------|
| Mode 1 – For AMD* AM7990, Motorola* 68EN360, MPC860 or compatible controllers | Low | Low | Low |
| Mode 2 – For Intel 82596 or compatible controllers | Low | Low | High |
| Mode 3 – For Fujitsu* MB86950, MB86960 or compatible controllers (Seeq* 8005) ¹ | Low | High | Low |
| Mode 4 – For National Semiconductor* 8390 or compatible controllers (TI TMS380C26) | Low | High | High |
| Mode 5 – For custom controllers (Mode 3 with TCLK, RCLK and COL inverted) | High | High | Low |

1. Seeq* controllers require inverters on CLKI, LBK, RCLK, and COL in Mode 3; or on CLKI, LBK, and TCLK in Mode 5.

2.1.3 Jabber Control Function

Figure 4 is a state diagram of the LXT908 PHY Jabber control function. The LXT908 PHY on-chip Watch-Dog Timer prevents the DTE from locking into a continuous transmit mode. When a transmission exceeds the time limit, the Watch-Dog Timer disables the transmit and loopback functions, and activates the JAB pin. Once the LXT908 PHY is in the jabber state, the TXD circuit must remain idle for a period of 0.25 to 0.75 s before it will exit the jabber state.

Figure 4 Jabber Control Function



2.1.4 Receive Function

The LXT908 PHY receive function acquires timing and data from the TP network (the TPI circuit) or from the AUI (the DI circuit). Valid received signals are passed through the on-chip filters and Manchester decoder then output as decoded NRZ data and recovered clock on the RXD and RCLK pins, respectively.


An internal RC filter and an intelligent squelch function discriminate noise from link test pulses and valid data streams. The receive function is activated only by valid data streams above the squelch level and with proper timing. If the differential signal at the TPI or the DI circuit inputs falls below 75% of the threshold level (unsquelched) for 8 bit times (typical), the LXT908 PHY receive function enters the idle state. If the polarity of the TPI circuit is reversed, LXT908 PHY detects the polarity reverse and reports it via the PLR output. The LXT908 PHY automatically corrects reversed polarity.

2.1.5 SQE Function

In the integrated PLS/MAU mode, the LXT908 PHY supports the signal quality error (SQE) function as shown in Figure 4, although the SQE function can be disabled. After every successful transmission on the 10BASE-T network when SQE is enabled, the LXT908 PHY transmits the SQE signal for $10BT \pm 5BT$ over the internal CI circuit, which is indicated on the COL pin of the device. SQE must be disabled for normal operation in hub and switch

applications. In TP applications, the SQE function is disabled when DSQE is set High, and enabled when DSQE is Low. When using the 10BASE-2 port of the LXT908 PHY, the SQE function is determined by the external MAU attached.

Figure 5 SQE Function



2.1.6 Polarity Reverse Function

The LXT908 PHY polarity reverse function uses both link pulses and end-of-frame data to determine polarity of the received signal. A reversed polarity condition is detected when eight opposite receive link pulses are detected without receipt of a link pulse of the expected polarity. Reversed polarity is also detected if four frames are received with a reversed start-of-idle. Whenever a correct polarity frame or a correct link pulse is received, these two counters are reset to zero. If the LXT908 PHY enters the link fail state and no valid data or link pulses are received within 96 to 128 ms, the polarity is reset to the default non-flipped condition. If Link Integrity Testing is disabled, polarity detection is based only on received data. Polarity correction is always enabled.

2.1.7 Loopback Function

The LXT908 PHY provides the normal loopback function specified by the 10BASE-T standard for the twisted-pair port. The loopback function operates in conjunction with the transmit function. Data transmitted by the back-end is internally looped back within the LXT908 PHY from the TXD pin through the Manchester encoder/decoder to the RXD pin and returned to the back-end. This “normal” loopback function is disabled when a data collision occurs, clearing the RXD circuit for the TPI data. Normal loopback is also disabled during link fail and jabber states.

The LXT908 PHY also provides three additional loopback functions. An external loopback mode, useful for system-level testing, is controlled by pin 21 (LEDC). When LEDC is tied Low, the LXT908 PHY disables the collision detection and internal loopback circuits, to allow external loopback or full-duplex operation.


“Normal” TP loopback is controlled by pin 22 (LBK). When the TP port is selected and LBK is High, TP loopback is “forced”, overriding collisions on the TP circuit. When LBK is Low, normal loopback is in effect.

AUI loopback is also controlled by the LBK pin. When the AUI port is selected and LBK is High, data transmitted by the back-end is internally looped back from the TXD pin through the Manchester encoder/decoder to the RXD pin. When LBK is Low, no AUI loopback occurs.

2.1.8 Collision Detection Function

The collision detection function operates on the twisted pair side of the interface. For standard (half-duplex) 10BASE-T operation, a collision is defined as the simultaneous presence of valid signals on both the TPI circuit and the TPO circuit. The LXT908 PHY reports collisions to the back-end via the COL pin. If the TPI circuit becomes active while there is activity on the TPO circuit, the TPI data is passed to the back-end over the RXD circuit, disabling normal loopback. Figure 6 is a state diagram of the LXT908 PHY collision detection function. Refer to Test Specifications for collision detection and COL/CI output timing. NOTE: For full-duplex operation, the collision detection circuitry must be disabled.


Figure 6 Collision Detection Function



2.1.9 Link Pulse Transmission

The LXT908 PHY transmits standard link pulses which meet the 10BASE-T specifications. Figure 7 shows the link integrity pulse timing.

Figure 7 Transmitted Link Integrity Pulse Timing




2.1.10 Link Integrity Test Function

Figure 8 is a state diagram of the LXT908 PHY Link Integrity test function. The link integrity test is used to determine the status of the receive side twisted-pair cable. Link integrity testing is enabled when pin 8 (LI) is tied High. When enabled, the receiver recognizes link integrity pulses which are transmitted in the absence of receive traffic.

If no serial data stream or link integrity pulses are detected within 50 – 150 ms, the chip enters a link fail state and disables the transmit and normal loopback functions. The LXT908 PHY ignores any link integrity pulse with interval less than 2 – 7 ms. The LXT908 PHY will remain in the link fail state until it detects either a serial data packet or two or more link integrity pulses.

Figure 8 Link Integrity Test Function



3.0 Application Information

Figure 9 through Figure 15 show some typical LXT908 PHY applications.

3.1 External Components

3.1.1 Crystal Information

Suitable crystals are available from various manufacturers. Table 3 lists some suitable crystals based on limited evaluation. Designers should test and validate all crystals before using them in production.

Table 3 Suitable Crystals

| Manufacturer | Part Number |
|--------------|-------------|
| MTRON* | MP-1 |
| | MP-2 |

3.1.2 Magnetic Information

The TP interface requires a 1:1 ratio for the receive transformer and a 1:2 ratio for the transmit transformer. The AUI interface requires a 1:1 ratio for the data-in, data-out, and collision-pair transformers. Designers should test and validate all magnetics before committing to a specific component.

3.2 Layout Requirements

3.2.1 Auto Port Select with External Loopback Control

Figure 9 is a typical LXT908 PHY application. The diagram is arranged to group similar pins together; it does not represent the actual LXT908 PHY pin-out. The controller interface pins (TXD, RXD, TEN, TCLK, RCLK, CD, COL, and LBK) are shown at the top left.

Programmable option pins are grouped center left. The PAUI pin is tied Low and all other option pins are tied High. This setup selects the following options:

- Automatic Port Selection (PAUI Low and AUTOSEL High)
- Normal Receive Threshold (NTH High)
- Mode 4, compatible with National NS8390 controllers (MD2:0 = Low, High, High)
- SQE Disabled (DSQE High)
- Link Testing Enabled (LI High)


Status outputs are grouped at lower left. Line status outputs drive LED indicators and the Jabber and Polarity status indicators are available as required.

Power and ground pins are shown at the bottom of the diagram. A single power supply is used for both VCC1 and VCC2 with a decoupling capacitor installed between the power and ground busses.

An additional power and ground pin (VCCA and GNDA) is supported in designs using the 64-pin LQFP package. A single power supply is used for all three power and ground pins (VCC1, VCC2, VCCA) and (GND1, GND2, GNDA). Install a decoupling capacitor between each power and ground buss.

The TP and AUI interfaces are shown at upper and lower right, respectively. Impedance matching resistors for 100 UTP are installed in each I/O pair but no external filters are required.


Figure 9 LAN Adapter Board – Auto Port Select with External Loopback Control



3.2.2 Full Duplex Support

Figure 10 shows the LXT908 PHY with a Texas Instruments* 380C24 CommProcessor. The 380C24* is compatible with Mode 4 (MD2:0 = Low, High, High). When used with the 380C24* or other full duplex-capable controller, the LXT908 PHY supports full-duplex Ethernet, effectively doubling the available bandwidth of the network. In this application the SQE function is enabled (DSQE tied Low), and the LXT908 PHY AUI port is not used.

Figure 10 Full-Duplex Operation




3.2.3 Dual Network Support-10Base T and Token Ring

Figure 11 shows the LXT908 PHY with a Texas Instruments* 380C26 CommProcessor. The 380C26 is compatible with Mode 4 (MD2:0 = Low, High, High).

When used with the 380C26, both the LXT908 PHY and a TMS38054 Token Ring transceiver can be tied to a single RJ-45 allowing dual network support from a single connector. The LXT908 PHY AUI port is not used.

Figure 11 LXT908 PHY/380C26 Interface for Dual Network Support of 10BASE-T and Token Ring



3.2.4 Manual Port Select & Link Test Function

With MD2:0 = Low, High, Low, the LXT908 PHY logic and framing are set to Mode 3 (compatible with Fujitsu* MB86950 and MB86960, and Seeq* 8005 controllers). Figure 12 shows the setup for Fujitsu* controllers. Figure 13 on page 24 shows the four inverters required to interface with the Seeq* 8005 controller. As in Figure 9 on page 20, both these Mode 3 applications show the LI pin tied High, enabling Link Testing; and the NTH and DSQE pins are both tied High, selecting the standard receiver threshold and disabling SQE. However, in these applications AUTOSEL is tied Low, allowing external port selection through the PAUI pin.

Figure 12 LAN Adapter Board – Manual Port Select with Link Test Function





Figure 13 Manual Port Select with Seeq* 8005 Controller




3.2.5 Three Media Application

Figure 14 shows the LXT908 PHY in Mode 2 (compatible with Intel 82596 controllers) with additional media options for the AUI port.

Two transformers are used to couple the AUI port to either a D-connector or a BNC connector. (A DP8392 coax transceiver with PM6044 power supply are required to drive the thin coax network through the BNC.

Figure 14 Three Media Application




3.2.6 AUI Encoder/Decoder Only

In the application shown in Figure 15, the DTE is connected to a coaxial network through the AUI. AUTOSEL is tied Low and PAUI is tied High, manually selecting the AUI port. The twisted-pair port is not used. With MD2:0 all tied Low, the LXT908 PHY logic and framing

are set to Mode 1 (compatible with AMD* and Motorola* controllers). The LI pin is tied Low, disabling the link test function. The DSQE pin is also Low, enabling the SQE function. The LBK input controls loopback. A 20 MHz system clock is supplied at CLKI with CLKO left open.

Figure 15 AUI Encoder/Decoder Only Application



4.0 Test Specifications

Note: Table 4 through Table 13 and Figure 16 through Figure 45 represent the performance specifications of the LXT908 PHY. These specifications are guaranteed by test except where noted “by design.” Minimum and maximum values listed in Table 6 through Table 13 apply over the recommended operating conditions specified in Table 5.

Table 4 Absolute Maximum Values

| Parameter | Symbol | Min | Max | Units |
|--|--------|------|------|-------|
| Supply voltage | VCC | -0.3 | 6 | V |
| Ambient operating temperature (Commercial) | TA | 0 | +70 | °C |
| Ambient operating temperature (Extended) | TA | -40 | +85 | °C |
| Storage temperature | TSTG | -65 | +150 | °C |

Caution: Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 5 Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Units |
|--|--------|------|-----|------|-------|
| Recommended supply voltage ¹ | VCC | 3.13 | 3.3 | 3.47 | V |
| Recommended operating temperature (Commercial) | TOP | 0 | – | +70 | °C |
| Recommended operating temperature (Extended) | TOP | -40 | – | +85 | °C |

1. Voltages with respect to ground unless otherwise specified.

Table 6 I/O Electrical Characteristics (Sheet 1 of 2)

| Parameter | Sym | Min | Typ ¹ | Max | Units | Test Conditions |
|--|------|-----|------------------|-----|-------|-----------------|
| Input Low voltage ² | VIL | – | – | 0.8 | V | — |
| Input High voltage ² | VIH | 2.0 | – | – | V | — |
| Output Low voltage | VOL | – | – | 0.4 | V | IOL = 1.6 mA |
| | VOL | – | – | 10 | %VCC | IOL < 10 µA |
| Output Low voltage (Open drain LED driver) | VOLL | – | – | 0.7 | V | IOLL = 10 mA |
| Output High voltage | VOH | 2.4 | – | – | V | IOH = 40 µA |
| | VOH | 90 | – | – | %VCC | IOH < 10 µA |
| Output rise time TCLK & RCLK | CMOS | – | – | 3 | ns | CLOAD = 20 pF |
| | TTL | – | – | 2 | ns | — |
| Output fall time TCLK & RCLK | CMOS | – | – | 3 | ns | CLOAD = 20 pF |
| | TTL | – | – | 2 | ns | — |

1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
 2. Limited functional tests are performed at these input levels. The majority of functional tests are performed at levels of 0 V and 3 V.

Table 6 I/O Electrical Characteristics (Sheet 2 of 2)

| Parameter | | Sym | Min | Typ ¹ | Max | Units | Test Conditions |
|-------------------------------------|-----------------|-----|-----|------------------|-------|-------|---------------------|
| CLKI rise time (externally driven) | | – | – | – | 10 | ns | — |
| CLKI duty cycle (externally driven) | | – | – | – | 40/60 | % | — |
| Supply current | Normal Mode | ICC | – | 65 | 85 | mA | Idle Mode |
| | | ICC | – | 95 | 120 | mA | Transmitting on TP |
| | | ICC | – | 90 | 120 | mA | Transmitting on AUI |
| | Power Down Mode | ICC | – | 0.75 | 2 | mA | — |

1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
 2. Limited functional tests are performed at these input levels. The majority of functional tests are performed at levels of 0 V and 3 V.

Table 7 AUI Electrical Characteristics

| Parameter | Symbol | Min | Typ ¹ | Max | Units | Test Conditions |
|--------------------------------|--------|------|------------------|-------|-------|-------------------------|
| Input Low current | IIL | – | – | -700 | µA | — |
| Input High Current | IiH | – | – | 500 | µA | — |
| Differential output voltage | VOD | ±550 | – | ±1200 | mV | — |
| Differential squelch threshold | VDS | 150 | 260 | 350 | mV | 5 MHz square wave input |

1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

Table 8 Twisted-Pair Electrical Characteristics

| Parameter | | Symbol | Min | Typ ¹ | Max | Units | Test Conditions |
|---|--------------------------------|--------|-----|------------------|------|-------|--|
| Transmit output impedance | | ZOUT | – | 5 | – | Ω | — |
| Transmit timing jitter addition | | – | – | 5 | ±6.4 | ns | 0 line length for internal MAU |
| Transmit timing jitter added by the MAU and PLS sections ^{2,3} | | – | – | ±3.5 | ±5.5 | ns | After line model specified by IEEE 802.3 for 10BASE-T internal MAU |
| Receive input impedance | | ZIN | – | 20 | – | kΩ | Between TPIP/TPIN, CIP/CIN & DIP/DIN |
| Differential Squelch Threshold | Normal Threshold NTH = High | VDS | 300 | 395 | 585 | mV | 5 MHz square wave input |
| — | Reduced Threshold NTH = Low | VDS | 180 | 250 | 345 | mV | 5 MHz square wave input |

1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
 2. Parameter is guaranteed by design; not subject to production testing.
 3. IEEE 802.3 specifies maximum jitter additions at 1.5/ns for the AUI cable, 0.5 ns from the encoder, and 3.5 ns from the MAU.

Table 9 Switching Characteristics

| Parameter | | Symbol | Minimum | Typical ¹ | Maximum | Units |
|-----------------------|------------------------|--------|---------|----------------------|---------|-------|
| Jabber Timing | Maximum transmit time | – | 20 | – | 150 | ms |
| | Unjab time | – | 250 | – | 750 | ms |
| Link Integrity Timing | Time link loss receive | – | 50 | – | 150 | ms |
| | Link min receive | – | 2 | – | 7 | ms |
| | Link max receive | – | 50 | – | 150 | ms |
| | Link transmit period | – | 8 | 10/20 | 24 | ms |

1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

Table 10 RCLK/Start-of-Frame Timing

| Parameter | | Symbol | Minimum | Typical ¹ | Maximum | Units |
|--|-------------------|--------|---------|----------------------|---------|-------|
| Decoder acquisition time | AUI | tDATA | – | 900 | 1100 | ns |
| | TP | tDATA | – | 1200 | 1500 | ns |
| CD turn-on delay | AUI | tCD | – | 25 | 200 | ns |
| | TP | tCD | – | 420 | 550 | ns |
| Receive data setup from RCLK | Mode 1 | trDS | 60 | 70 | – | ns |
| | Modes 2 through 5 | trDS | 30 | 45 | – | ns |
| Receive data hold from RCLK | Mode 1 | trDH | 10 | 20 | – | ns |
| | Modes 2 through 5 | trDH | 30 | 45 | – | ns |
| RCLK shut off delay from CD assert (Mode 3 and Mode 5) | | tsws | – | ±100 | – | ns |

1. Typical values are at 25° C and are for design aid only; not guaranteed and not subject to production testing.

Table 11 RCLK/End-of-Frame Timing

| Parameter | Type | Sym | Mode 1 | Mode 2 | Mode 3 | Mode 4 | Mode 5 | Units |
|--|------------------|--------|--------|--------|----------|--------|----------|-------|
| RCLK after CD off | Min | tRC | 5 | 1 | – | 5 | – | BT |
| RXD throughput delay | Max | tRD | 400 | 375 | 375 | 375 | 375 | ns |
| CD turn off delay ² | Max | tCDOFF | 500 | 475 | 475 | 475 | 475 | ns |
| Receive block out after TEN off | Typ ¹ | tIFG | 5 | 50 | – | – | – | BT |
| RCLK switching delay after CD off (Mode 3 and 5) | Typ ¹ | tsWE | – | – | 120(±80) | – | 120(±80) | ns |

1. Typical values are at 25° C and are for design aid only; not guaranteed and not subject to production testing.

2. CD turn-off delay measured from middle of last bit; timing specification is unaffected by the value of the last bit.

Table 12 Transmit Timing

| Parameter | Symbol | Minimum | Typical ¹ | Maximum | Units |
|----------------------------------|--------|---------|----------------------|---------|-------|
| TEN setup from TCLK | tEHCH | 22 | – | – | ns |
| TXD setup from TCLK | tDSCH | 22 | – | – | ns |
| TEN hold after TCLK | tCHEL | 5 | – | – | ns |
| TXD hold after TCLK | tCHDU | 5 | – | – | ns |
| Transmit start-up delay – AUI | tSTUD | – | 220 | 450 | ns |
| Transmit start-up delay – TP | tSTUD | – | 430 | 450 | ns |
| Transmit through-put delay – AUI | tTPD | – | – | 300 | ns |
| Transmit through-put delay – TP | tTPD | – | 305 | 350 | ns |

1. Typical values are at 25° C and are for design aid only; not guaranteed and not subject to production testing.

Table 13 Collision, COL/CI Output and Loopback Timing

| Parameter | Symbol | Minimum | Typical ¹ | Maximum | Units |
|-------------------------------|---------|---------|----------------------|---------|-------|
| COL turn-on delay | tCOLD | – | 40 | 500 | ns |
| COL turn-off delay | tCOLOFF | – | 420 | 500 | ns |
| COL (SQE) Delay after TEN off | tsQED | 0.65 | 1.2 | 1.6 | μs |
| COL (SQE) Pulse Duration | tsQEP | 500 | 1000 | 1500 | ns |
| LBK setup from TEN | tkHEH | 10 | 25 | – | ns |
| LBK hold after TEN | tkHEL | 10 | 0 | – | ns |

1. Typical values are at 25° C and are for design aid only; not guaranteed and not subject to production testing.

4.1 Timing Diagrams for Mode 1 (MD2, 1, 0 = Low, Low, Low) Figure 16 through Figure 21

Figure 16 Mode 1 RCLK/Start-of-Frame Timing




Figure 17 Mode 1 RCLK/End-of-Frame Timing




Figure 18 Mode 1 Transmit Timing




Figure 19 Mode 1 Collision Detect Timing




Figure 20 Mode 1 COL/SQE Output Timing/CI Output Timing





Figure 21 Mode 1 Loopback Timing



4.2 Timing Diagrams for Mode 2 (MD2, 1, 0 = Low, Low, High) Figure 22 through Figure 27

Figure 22 Mode 2 RCLK/Start-of-Frame Timing




Figure 23 Mode 2 RCLK/End-of-Frame Timing




Figure 24 Mode 2 Transmit Timing




Figure 25 Mode 2 Collision Detect Timing




Figure 26 Mode 2 COL/SQE Output Timing





Figure 27 Mode 2 Loopback Timing



4.3 Timing Diagrams for Mode 3 (MD2, 1, 0 = Low, High, Low) Figure 28 through Figure 33

Figure 28 Mode 3 RCLK/Start-of-Frame Timing




Figure 29 Mode 3 RCLK/End-of-Frame Timing




Figure 30 Mode 3 Transmit Timing




Figure 31 Mode 3 Collision Detect Timing




Figure 32 Mode 3 COL/SQE Output Timing





Figure 33 Mode 3 Loopback Timing



4.4 Timing Diagrams for Mode 4 (MD2, 1, 0 = Low, High, High) Figure 34 through Figure 39

Figure 34 Mode 4 RCLK/Start-of-Frame Timing




Figure 35 Mode 4 RCLK/End-of-Frame Timing




Figure 36 Mode 4 Transmit Timing




Figure 37 Mode 4 Collision Detect Timing




Figure 38 Mode 4 COL/SQE Output Timing





Figure 39 Mode 4 Loopback Timing



4.5 Timing Diagrams for Mode 5 (MD2, 1, 0 = High, High, Low) Figure 40 through Figure 45

Figure 40 Mode 5 RCLK/Start-of-Frame Timing




Figure 41 Mode 5 RCLK/End-of-Frame Timing




Figure 42 Mode 5 Transmit Timing




Figure 43 Mode 5 Collision Detect Timing




Figure 44 Mode 5 COL/SQE Output Timing





Figure 45 Mode 5 Loopback Timing



5.0 Mechanical Specifications

Figure 46 44-Pin PLCC Package Specifications

44-Pin Plastic Leaded Chip Carrier

- Part Number LXT908PC – Commercial temperature range (0 °C to +70 °C)
- Part Number LXT908PE – Extended temperature range (-40 °C to +85 °C)

| Dim | Inches | | Millimeters | |
|-----|--------|-------|-------------|--------|
| | Min | Max | Min | Max |
| A | 0.165 | 0.180 | 4.191 | 4.572 |
| A1 | 0.090 | 0.120 | 2.286 | 3.048 |
| A2 | 0.062 | 0.083 | 1.575 | 2.108 |
| B | 0.050 | – | 1.270 | – |
| C | 0.026 | 0.032 | 0.660 | 0.813 |
| D | 0.685 | 0.695 | 17.399 | 17.653 |
| D1 | 0.650 | 0.656 | 16.510 | 16.662 |
| F | 0.013 | 0.021 | 0.330 | 0.533 |







Figure 47 64-Pin LQFP Package Specifications

64-Pin Low-Profile Quad Flat Package

- Part Number LXT908LC (Commercial Temperature Range)
- Part Number LXT908LE (Extended Temperature Range)

| Dim | Inches | | Millimeters | |
|------------|-----------|-------|-------------|------|
| | Min | Max | Min | Max |
| A | – | 0.063 | – | 1.60 |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 |
| A2 | 0.053 | 0.057 | 1.35 | 1.45 |
| B | 0.007 | .011 | 0.17 | 0.27 |
| D | 0.472 BSC | | 12.00 BSC | |
| D1 | 0.394 BSC | | 10.00 BSC | |
| E | 0.472 BSC | | 12.00 BSC | |
| E1 | 0.394 BSC | | 10.00 BSC | |
| e | 0.020 BSC | | 0.50 BSC | |
| L | 0.018 | 0.030 | 0.45 | 0.75 |
| L1 | 0.039 REF | | 1.00 REF | |
| θ_3 | 11° | 13° | 11° | 13° |
| θ | 0° | 7° | 0° | 7° |



Contact Information

Cortina Systems, Inc.
840 W. California Ave
Sunnyvale, CA 94086
408-481-2300

For additional product and ordering information:

www.cortina-systems.com

To provide comments on this document:

documentation@cortina-systems.com