

# CY7C1041G CY7C1041GE

# 4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (ECC)

### Features

- High speed
  □ t<sub>AA</sub> = 10 ns/15 ns
- Embedded ECC for single-bit error correction<sup>[1]</sup>
- Low active and standby currents
   Active current: I<sub>CC</sub> = 38-mA typical
   Standby current: I<sub>SB2</sub> = 6-mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Pb-free 44-pin SOJ, 44-pin TSOP II, and 48-ball VFBGA packages

### **Functional Description**

CY7C1041G and CY7C1041GE are high-performance CMOS fast static RAM devices with embedded ECC. Both devices are offered in single chip-enable option and in multiple pin configurations. The CY7C1041GE device includes an ERR pin that signals an error-detection and correction event during a read cycle.

Data writes are performed by asserting the Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW, while providing the data on I/O<sub>0</sub> through I/O<sub>15</sub> and address on A<sub>0</sub> through A<sub>17</sub> pins. The Byte High Enable ( $\overline{BHE}$ ) and Byte Low Enable ( $\overline{BLE}$ ) inputs control write operations to the upper and lower bytes of the specified memory location. BHE controls I/O<sub>8</sub> through I/O<sub>15</sub> and BLE controls I/O<sub>0</sub> through I/O<sub>7</sub>.

Data reads are performed by asserting the Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O<sub>0</sub> through I/O<sub>15</sub>). Byte accesses can be performed by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state during the following events:

- The device is deselected (CE HIGH)
- The control signals (OE, BLE, BHE) are de-asserted

On the CY7C1041GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH)<sup>[1]</sup>. See the Truth Table on page 14 for a complete description of read and write modes.

The logic block diagram is on page 2.

### **Product Portfolio**

Product <sup>[2]</sup>				Speed		Power Dis	sipation	
	Features and Options (see Pin	Range	V <sub>CC</sub> Range (V)	(ns)	Operating	g I <sub>CC</sub> , (mA)	Standb	y, I <sub>SB2</sub>
	Configurations on page 4)	Nange	(V)	10/15	f =	f <sub>max</sub>	<b>(</b> m	A)
				10/15	Тур <sup>[3]</sup>	Max	Тур <sup>[3]</sup>	Max
CY7C1041G(E)18	Single Chip Enable	Industrial	1.65 V–2.2 V	15	_	40	6	8
CY7C1041G(E)30	Optional ERR pins		2.2 V–3.6 V	10	38	45		
CY7C1041G(E)			4.5 V–5.5 V	10	38	45		

Notes


- 1. This device does not support automatic write-back on error detection.
- 2. The ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information on page 15 for details.

3. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at  $V_{CC}$  = 1.8 V (for a  $V_{CC}$  range of 1.65 V–2.2 V),  $V_{CC}$  = 3 V (for a  $V_{CC}$  range of 2.2 V–3.6 V), and  $V_{CC}$  = 5 V (for a  $V_{CC}$  range of 4.5 V–5.5 V),  $T_A$  = 25 °C.


198 Champion Court



# Logic Block Diagram – CY7C1041G



# Logic Block Diagram – CY7C1041GE





# Contents

Pin Configurations	4
Maximum Ratings	6
Operating Range	
DC Electrical Characteristics	6
Capacitance	7
Thermal Resistance	7
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Data Retention Waveform	8
AC Switching Characteristics	9
Switching Waveforms	
Truth Table	
ERR Output - CY7C1041GE	14
-	

Ordering Information	15
Ordering Code Definitions	
Package Diagrams	17
Acronyms	19
Document Conventions	19
Units of Measure	19
Document History Page	20
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	21
Products	21
PSoC® Solutions	21
Cypress Developer Community	21
Technical Support	21



### **Pin Configurations**

Figure 1. 48-ball VFBGA (6 x 8 x 1.0 mm) Single Chip Enable Figure 2. 48-ball VFBGA (6 x 8 x 1.0 mm) Single Chip Enable with ERR, CY7C1041G <sup>[4]</sup>, Package/Grade ID: BVXI <sup>[6]</sup> with ERR, CY7C1041GE <sup>[4, 5]</sup>, Package/Grade ID: BVXI <sup>[6]</sup>





Figure 3. 48-ball VFBGA (6 × 8 × 1.0 mm) Single Chip Enable without ERR, CY7C1041G <sup>[4]</sup>, Package/Grade ID: BVJXI <sup>[6]</sup>







Figure 4. 48-ball VFBGA (6 x 8 x 1.0 mm) Single Chip Enable with ERR, CY7C1041GE  $^{[4, 5]}$ , Package/Grade ID: BVJXI  $^{[6]}$ 



### Notes

- 4. NC pins are not connected internally to the die.
- 5. ERR is an output pin.
- Package type BVJXI is JEDEC compliant compared to package type BVXI. The difference between the two is that the higher and lower byte I/Os (I/O<sub>[7:0]</sub> and I/O<sub>[15:8]</sub> balls are swapped.



## Pin Configurations (continued)

Figure 5. 44-pin TSOP II/44-pin SOJ Single Chip Enable with ERR, CY7C1041GE <sup>[7, 8]</sup>

A0 <b>=</b>	<b>1</b>	)	44	-	A17
A1 🗖	2		43	-	A16
A2 🗖	3		42	-	A15
A3 <b>=</b>	4		41	-	/OE
A4 🗖	5		40	-	/BHE
/CE=	6		39	-	/BLE
I/O0 <b>=</b>	7		38	-	I/O15
I/O1 <b>■</b>	8		37	-	I/O14
I/O2	9	44- pin TSOP	1 <sup>36</sup>	-	I/O13
I/O3 <b>■</b>	10		35	-	I/O12
VCC=	11		34	-	VSS
VSS■	12		33	-	VCC
I/O4 🗖	13		32	-	I/O11
I/O5 🗖	14		31	-	I/O10
I/O6 🗖	15		30	-	I/O9
I/07 🗖	16		29		I/O8
/WE <b>=</b>	17		28		ERR
A5 🗖	18		27	-	A14
A6 🗖	19		26	-	A13
A7 🗖	20		25	-	A12
A8 🗖	21		24	-	A11
A9 <b>=</b>	22		23	-	A10

Figure 6. 44-pin TSOP II/44-pin SOJ Single Chip Enable without ERR, CY7C1041G  $^{\left[ 7\right] }$ 

1	•	-		1
A0 🗖	1		44	<b>A</b> 17
A1 🗖	2		43	<b>a</b> A16
A2 🗖	3		42	<b>A</b> 15
A3 🗖	4		41	I /OE
A4 🗖	5		40	/BHE
/CE 🗖	6		39	🖬 /BLE
I/O0 🗖	7		38	<b>I</b> /015
I/O1 🗖	8		37	<b>I</b> /014
I/O2 🗖	9	44-pin TSOP II	36	<b>I</b> /013
I/O3 🗖	10		35	<b>I</b> /012
VCC 🗖	11		34	■ VSS
VSS 🗖	12		33	
I/O4 🗖	13		32	<b>I</b> /011
I/O5 🗖	14		31	<b>I</b> /O10
I/O6 🗖	15		30	<b>I</b> /O9
I/07 🗖	16		29	<b>I/O8</b>
/WE 🗖	17		28	NC I
A5 🗖	18		27	<b>A</b> 14
A6 🗖	19		26	<b>P</b> A13
A7 🗖	20		25	<b>A</b> 12
A8 🗖	21		24	<b>A</b> 11
A9 🗖	22		23	<b>A</b> 10

Notes

7. NC pins are not connected internally to the die.

8. ERR is an output pin.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage on V_{CC} relative to GND $^{[9]}$
DC voltage applied to outputs in HI-Z State $^{[9]}$ –0.5 V to V $_{\rm CC}$ + 0.5 V

DC input voltage <sup>[9]</sup>	–0.5 V to $V_{CC}$ + 0.5 V
Current into outputs (in LOW state)	20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

### **Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Industrial	−40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

# **DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

Deremeter	Deee	rintian	Test Canditions	1	0 ns/15 n	s	Unit
Parameter	Desc	ription	Test Conditions	Min	<b>Typ</b> <sup>[10]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH	1.65 V to 2.2 V	$V_{CC} = Min, I_{OH} = -0.1 mA$	1.4	_	-	V
	voltage	2.2 V to 2.7 V	$V_{CC} = Min, I_{OH} = -1.0 mA$	2	-	-	
		2.7 V to 3.0 V	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$	2.2	-	-	
		3.0 V to 3.6 V	$V_{CC}$ = Min, $I_{OH}$ = -4.0 mA	2.4	-	-	
		4.5 V to 5.5 V	$V_{CC} = Min, I_{OH} = -4.0 mA$	2.4	-	-	
		4.5 V to 5.5 V	$V_{CC} = Min, I_{OH} = -0.1 mA$	$V_{CC} - 0.5^{[11]}$	-	-	
V <sub>OL</sub>	Output LOW	1.65 V to 2.2 V	$V_{CC} = Min, I_{OL} = 0.1 mA$	-	-	0.2	V
	voltage	2.2 V to 2.7 V	$V_{CC} = Min, I_{OL} = 2 mA$	-	-	0.4	
		2.7 V to 3.6 V	$V_{CC} = Min, I_{OL} = 8 mA$	-	-	0.4	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA	-	_	0.4	
V <sub>IH</sub>	Input HIGH	1.65 V to 2.2 V	_	1.4	-	V <sub>CC</sub> + 0.2 <sup>[9]</sup>	V
	voltage	2.2 V to 2.7 V	_	2	_	V <sub>CC</sub> + 0.3 <sup>[9]</sup>	
		2.7 V to 3.6 V	_	2	-	V <sub>CC</sub> + 0.3 <sup>[9]</sup>	
		4.5 V to 5.5 V	_	2	_	V <sub>CC</sub> + 0.5 <sup>[9]</sup>	
V <sub>IL</sub>	Input LOW	1.65 V to 2.2 V	_	-0.2 <sup>[9]</sup>	_	0.4	V
	voltage	2.2 V to 2.7 V	_	-0.3 <sup>[9]</sup>	_	0.6	
		2.7 V to 3.6 V	_	-0.3 <sup>[9]</sup>	_	0.8	
		4.5 V to 5.5 V		-0.5 <sup>[9]</sup>	_	0.8	
I <sub>IX</sub>	Input leakage c	urrent	$GND \le V_{IN} \le V_{CC}$	-1	_	+1	μA
I <sub>OZ</sub>	Output leakage	current	$GND \leq V_{OUT} \leq V_{CC}$ , Output disabled	-1	_	+1	μA
I <sub>CC</sub>	Operating supply current		Max $V_{CC}$ , $I_{OUT} = 0$ mA, $f = 100$ MHz CMOS levels	_	38	45	mA
			CMOS levels f = 66.7 MHz	_	_	40	
I <sub>SB1</sub>	Automatic CE p current – TTL ir		$\begin{array}{l} \text{Max } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{IH}}, \\ V_{\text{IN}} \geq V_{\text{IH}} \text{ or } V_{\text{IN}} \leq V_{\text{IL}}, \text{ f} = \text{f}_{\text{MAX}} \end{array}$	-	_	15	mA
I <sub>SB2</sub>	Automatic CE p current – CMOS		$\begin{array}{l} \text{Max V}_{\text{CC}}, \ \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or } \text{V}_{\text{IN}} \leq 0.2 \text{ V}, \text{ f} = 0 \end{array}$	-	6	8	mA

Notes

9.  $V_{IL(min)} = -2.0$  V and  $V_{IH(max)} = V_{CC} + 2$  V for pulse durations of less than 20 ns.

10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC}$  = 1.8 V (for  $V_{CC}$  range of 1.65 V – 2.2 V),  $V_{CC}$  = 3 V (for  $V_{CC}$  range of 2.2V – 3.6 V), and  $V_{CC}$  = 5 V (for  $V_{CC}$  range of 4.5 V – 5.5 V),  $T_A$  = 25 °C.

11. This parameter is guaranteed by design and not tested.



# Capacitance


Parameter <sup>[12]</sup>	Description	Test Conditions	48-ball VFBGA	44-pin SOJ	44-pin TSOP II	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	10	10	10	pF
C <sub>OUT</sub>	I/O capacitance	$V_{CC} = V_{CC(typ)}$	10	10	10	pF

### **Thermal Resistance**

Parameter <sup>[12]</sup>	Description	Test Conditions	48-ball VFBGA	44-pin SOJ	44-pin TSOP II	Unit
JA	(junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer	31.35	55.37	68.85	°C/W
- 30	Thermal resistance (junction to case)	printed circuit board	14.74	30.41	15.97	°C/W

### **AC Test Loads and Waveforms**

Figure 7. AC Test Loads and Waveforms <sup>[13]</sup>



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V <sub>TH</sub>	0.9	1.5	1.5	V
V <sub>HIGH</sub>	1.8	3	3	V

### Notes

12. Tested initially and after any design or process changes that may affect these parameters.

13. Full-device AC operation assumes a 100- $\mu$ s ramp time from 0 to V<sub>CC(min)</sub> and a 100- $\mu$ s wait time after V<sub>CC</sub> stabilization.




### **Data Retention Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[14]}, V_{IN} \ge V_{CC} - 0.2 \text{ V}, \text{ or } V_{IN} \le 0.2 \text{ V}$	-	8	mA
t <sub>CDR</sub> <sup>[15]</sup>	Chip deselect to data retention time		0	-	ns
t <sub>R</sub> <sup>[14, 15]</sup>	Operation recovery time	V <sub>CC</sub> ≥ 2.2 V	10	-	ns
		V <sub>CC</sub> < 2.2 V	15	-	ns

# Data Retention Waveform

### Figure 8. Data Retention Waveform <sup>[14]</sup>



### Notes

14. Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\ge$  100 µs or stable at V<sub>CC (min)</sub>  $\ge$  100 µs.

15. These parameters are guaranteed by design.



# **AC Switching Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter [16]	Description	10	ns	15 ns		Unit
Parameter	Description	Min	Max	Min	Max	
Read Cycle	•	·				
t <sub>RC</sub>	Read cycle time	10	-	15	_	ns
t <sub>AA</sub>	Address to data / ERR valid	-	10	-	15	ns
t <sub>OHA</sub>	Data / ERR hold from address change	3	-	3	-	ns
t <sub>ACE</sub>	CE LOW to data / ERR valid	-	10	_	15	ns
t <sub>DOE</sub>	OE LOW to data / ERR valid	_	4.5	_	8	ns
t <sub>LZOE</sub>	OE LOW to low impedance <sup>[17]</sup>	0	_	0	-	ns
t <sub>HZOE</sub>	OE HIGH to HI-Z <sup>[17, 18]</sup>	_	5	_	8	ns
t <sub>LZCE</sub>	CE LOW to low impedance [17]	3	-	3	-	ns
t <sub>HZCE</sub>	CE HIGH to HI-Z <sup>[17, 18]</sup>	_	5	_	8	ns
t <sub>PU</sub>	CE LOW to power-up <sup>[18, 17]</sup>	0	_	0	-	ns
t <sub>PD</sub>	CE HIGH to power-down <sup>[18, 17]</sup>	_	10	_	15	ns
t <sub>DBE</sub>	Byte enable to data valid	_	4.5	_	8	ns
t <sub>LZBE</sub>	Byte enable to low impedance [17]	0	_	0	-	ns
t <sub>HZBE</sub>	Byte disable to HI-Z <sup>[18]</sup>	_	6	_	8	ns
Write Cycle [1	9, 20]					
t <sub>WC</sub>	Write cycle time	10	-	15	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	-	12	-	ns
t <sub>AW</sub>	Address setup to write end	7	_	12	-	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	0	-	ns
t <sub>PWE</sub>	WE pulse width	7	_	12	-	ns
t <sub>SD</sub>	Data setup to write end	5	-	8	_	ns
t <sub>HD</sub>	Data hold from write end	0	-	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low impedance [17]	3	-	3	_	ns
t <sub>HZWE</sub>	WE LOW to HI-Z <sup>[18]</sup>	_	5	_	8	ns
t <sub>BW</sub>	Byte Enable to write end	7	-	12	-	ns

Notes

18. These parameters are guaranteed by design and are not tested.

19. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ , and  $\overline{BHE}$  or  $\overline{BLE} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

20. The minimum write cycle pulse width in Write Cycle No 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) should be equal to sum of t<sub>sd</sub>and t<sub>HZWE</sub>.

<sup>16.</sup> Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3 V). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 7 on page 7, unless specified otherwise

<sup>17.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZXE</sub>, t<sub>LZOE</sub>, t<sub>LZCE</sub>, t<sub>LZCE</sub>,



### **Switching Waveforms**

Figure 9. Read Cycle No. 1 of CY7C1041G (Address Transition Controlled) <sup>[21, 22]</sup>





Figure 10. Read Cycle No. 1 of CY7C1041GE (Address Transition Controlled) <sup>[21, 22]</sup>



Notes 21. The device is continuously selected,  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ . 22.  $\overline{WE}$  is HIGH for the read cycle.



### Switching Waveforms (continued)




Figure 11. Read Cycle No. 2 (OE Controlled) <sup>[23, 24]</sup>

Notes 23. WE is HIGH for the read cycle.

24. Address valid prior to or coincident with  $\overline{CE}$  LOW transition.



### Switching Waveforms (continued)





Figure 12. Write Cycle No. 1 (CE Controlled)<sup>[25, 26]</sup>

Figure 13. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [25, 26, 27]




### Notes

- 25. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{|L}$ ,  $\overline{CE} = V_{|L}$ , and  $\overline{BHE}$  or  $\overline{BLE} = V_{|L}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 26. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

27. The minimum write cycle pulse width should be equal to sum of  $t_{SD}$  and  $t_{HZWE}$ .



### Switching Waveforms (continued)



### Notes

- 28. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ , and  $\overline{BHE}$  or  $\overline{BLE} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 29. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 30. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 31. During this period the I/Os are in output state. Do not apply input signals.



### **Truth Table**

CE	OE	WE	BLE	BHE	1/0 <sub>0</sub> -1/0 <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	X <sup>[32]</sup>	X <sup>[32]</sup>	X <sup>[32]</sup>	X <sup>[32]</sup>	HI-Z	HI-Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	Н	L	н	Data out	HI-Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	HI-Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	н	Data in	HI-Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	HI-Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	HI-Z	HI-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	HI-Z	HI-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

# ERR Output – CY7C1041GE

Output <sup>[33]</sup>	Mode		
0	Read operation, no single-bit error in the stored data.		
1	Read operation, single-bit error detected and corrected.		
HI-Z	Device deselected or outputs disabled or Write operation		

 $\begin{array}{l} \textbf{Notes} \\ \textbf{32. The input voltage levels on these pins should be either at V_{IH} or V_{IL}. \\ \textbf{33. ERR is an Output pin.If not used, this pin should be left floating.} \end{array}$ 




# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
10	2.2 V–3.6 V	CY7C1041GE30-10ZSXI	51-85087	44-pin TSOP II, ERR output	Industrial
		CY7C1041GE30-10ZSXIT	51-85087	44-pin TSOP II, ERR output, Tape and Reel	
		CY7C1041G30-10ZSXI	51-85087	44-pin TSOP II	
		CY7C1041G30-10ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	
		CY7C1041GE30-10BVXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), ERR output	
		CY7C1041GE30-10BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), ERR output, Tape and Reel	
		CY7C1041G30-10BVXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm)	
		CY7C1041G30-10BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), Tape and Reel	
		CY7C1041G30-10BVJXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), JEDEC	
		CY7C1041G30-10BVJXIT	51-85150	48-ball VFBGA (6 x 8 x 1.0 mm), JEDEC, Tape and Reel	
		CY7C1041G30-10VXI	51-85082	44-pin SOJ (400 Mils)	
		CY7C1041G30-10VXIT	51-85082	44-pin SOJ (400 Mils), Tape and Reel	
		CY7C1041GE30-10VXI	51-85082	44-pin SOJ (400 Mils), ERR output	
		CY7C1041GE30-10VXIT	51-85082	44-pin SOJ (400 Mils), ERR output, Tape and Reel	
	4.5 V–5.5 V	CY7C1041G-10ZSXI	51-85087	44-pin TSOP II	
		CY7C1041G-10ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	
		CY7C1041GE-10ZSXI	51-85087	44-pin TSOP II, ERR output	
		CY7C1041GE-10ZSXIT	51-85087	44-pin TSOP II, ERR output, Tape and Reel	
		CY7C1041GE-10VXI	51-85082	44-pin SOJ (400 Mils), ERR output	
		CY7C1041GE-10VXIT	51-85082	44-pin SOJ (400 Mils), ERR output, Tape and Reel	
		CY7C1041G-10VXI	51-85082	44-pin SOJ (400 Mils)	
		CY7C1041G-10VXIT	51-85082	44-pin SOJ (400 Mils), Tape and Reel	
15	1.65 V–2.2 V	CY7C1041G18-15ZSXI	51-85087	44-pin TSOP II	
		CY7C1041G18-15ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	
		CY7C1041G18-15VXI	51-85082	44-pin SOJ (400 Mils)	
		CY7C1041G18-15VXIT	51-85082	44-pin SOJ (400 Mils), Tape and Reel	
		CY7C1041G18-15BVXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm)	
		CY7C1041G18-15BVXT	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), Tape and Reel	




### **Ordering Code Definitions**






# Package Diagrams






### Package Diagrams (continued)

Figure 18. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



### Acronyms

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
OE	output enable
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
VFBGA	very fine-pitch ball grid array
WE	write enable

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	Degrees Celsius
MHz	megahertz
μΑ	microamperes
μs	microseconds
mA	milliamperes
mm	millimeters
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	4867081	NILE	07/31/2015	Changed status from Preliminary to Final.
*G	4876251	NILE	08/07/2015	Updated Ordering Information: Updated part numbers.
*H	4968879	NILE	10/16/2015	Fixed typo in bookmarks.
*	5019226	VINI	11/18/2015	Updated Ordering Information: Updated part numbers.
*J	5122043	NILE	02/02/2016	Updated Truth Table.
*K	5223335	NILE	08/30/2016	Updated DC Electrical Characteristics: Removed values of V <sub>OH</sub> parameter corresponding to "2.7 V to 3.6 V" range. Added values of V <sub>OH</sub> parameter corresponding to "2.7 V to 3.0 V" and "3.0 V to 3.6 V" ranges. Updated Note 9 (Replaced "2 ns" with "20 ns"). Updated Ordering Information: Updated part numbers. Updated to new template.
*L	5655218	NILE	03/09/2017	Updated Logic Block Diagram – CY7C1041G (Updated diagram to change the devices from Dual Chip enabled to Single Chip enabled). Updated Logic Block Diagram – CY7C1041GE (Updated diagram to change the devices from Dual Chip enabled to Single Chip enabled). Updated to new template.
*M	5731242	GNKK	05/09/2017	Updated the Cypress logo.



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other sont except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress bereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-91368 Rev. \*M