## Features

- Fast clock speed: 133, 100, and 83 MHz
- Fast Access Times: 4.0/5.0/6.0 ns Max.
- Single Clock Operation
- Single 3.3V $-5 \%$ and $+5 \%$ power supply VCC
- Separate VCCQ for output buffer
- Two chip enables for simple depth expansion
- Address, Data Input, $\overline{\mathrm{CE} 1 X}, \mathrm{CE} 2 \mathrm{X}, \overline{\mathrm{CE} 1 \mathrm{Y}}, \mathrm{CE} 2 \mathrm{Y}, \overline{\mathrm{PTX}}, \overline{\mathrm{PTY}}$, WEX, WEY, and Data Output Registers On-Chip
- Concurrent Reads and Writes
- Two bidirectional Data Buses
- Can be configured as separate I/O
- Pass-Through feature
- Asynchronous Output Enables ( $\overline{\mathrm{OEX}}, \overline{\mathrm{OEY}}$ )
- LVTTL-Compatible I/O
- Self-Timed write
- Automatic power-down
- 176-Pin TQFP Package


## Functional Description

The CY7C1301A SRAM integrates $262,144 \times 36$ SRAM cells with advanced synchronous peripheral circuitry. It employs high-speed, low power CMOS designs using advanced tri-ple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high valued resistors.

The CY7C1301A allows the user to concurrently perform reads, writes, or pass-through cycles in combination on the two data ports. The two address ports (AX, AY) determine the read or write locations for their respective data ports (DQX, DQY).
All input pins except output enable pins ( $\overline{\mathrm{OEX}}, \overline{\mathrm{OEY}}$ ) are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, depth-expansion chip enables (CE1X, CE2X, $\overline{\text { CE1Y }}$ and CE2Y), pass-through controls ( $\overline{\text { PTX }}$ and PTY), and read-write control (WEX and WEY).
The pass-through feature allows data to be passed from one port to the other, in either direction. The PTX\# input must be asserted to pass data from port X to port Y . The PTY\# will likewise pass data from port $Y$ to port X. A pass-through operation takes precedence over a read operation.
For the case when AX and AY are the same, certain protocols are followed. If both ports are read, the reads occur normally. If one port is written and the other is read, the read from the array will occur before the data is written. If both ports are written, only the data on DQY will be written to the array.
The CY7C1301A operate from a +3.3 V power supply. All inputs and outputs are LVTTL compatible. These dual I/O, dual address synchronous SRAMs are well suited for ATM, Ethernet switches, routers, cell/frame buffers, SNA switches and shared memory applications.
The CY7C1301A device needs one extra cycle after power for proper power on reset. The extra cycle is needed after Vcc is stable on the device.
This device is available in a 176-pin TQFP package.

## Logic Block Diagram ${ }^{[1]}$


bus.

## Selection Guide

|  | $\mathbf{- 1 3 3}$ | $\mathbf{- 1 0 0}$ | $\mathbf{- 8 3}$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 4.0 | 5.0 | 6.0 |
| Maximum Operating Current (mA) | 400 | 350 | 300 |
| Maximum CMOS Standby Current (mA) | 100 | 100 | 100 |

Shaded areas contain advanced information.

## Note:

1. For $256 \times 36$ device, $A X$ and $A Y$ are 18-bit wide busses.

## Pin Configuration

## 176-Pin TQFP



## Pin Definitions(176-pin TQFP)

| Name | 1/0 | Description |
| :---: | :---: | :---: |
| AX0-AX17 | InputSynchronous | Synchronous Address Inputs of Port X: Do not allow address pins to float. |
| AY0-AY17 | InputSynchronous | Synchronous Address Inputs of Port Y: Do not allow address pins to float. |
| $\overline{\text { WEX }}$ | InputSynchronous | Read Write of Port X: $\overline{\mathrm{WEX}}$ signal is a synchronous input that identifies whether the current loaded cycle is a Read or Write operation. |
| $\overline{\text { WEY }}$ | InputSynchronous | Read Write of Port Y: $\overline{\text { WEY }}$ signal is a synchronous input that identifies whether the current loaded cycle is a Read or Write operation. |
| $\overline{\text { PTX }}$ | InputSynchronous | Pass-Through of Port X: $\overline{\text { PTX }}$ signal is a synchronous input that enables passing Port X input to Port Y output. |
| $\overline{\text { PTY }}$ | InputSynchronous | Pass-Through of Port Y: $\overline{\text { PTY }}$ signal is a synchronous input that enables passing Port Y input to Port X output. |
| OEX | Input | Asynchronous Output Enable of Port X: $\overline{\mathrm{OEX}}$ must be LOW to read data. When $\overline{\mathrm{OEX}}$ is HIGH, the DQXx pins are in high-impedance state. |
| $\overline{\mathrm{OEY}}$ | Input | Asynchronous Output Enable of Port Y: $\overline{\mathrm{OEY}}$ must be LOW to read data. When $\overline{\mathrm{OEY}}$ is HIGH, the DQYx pins are in high-impedance state. |
| $\begin{aligned} & \text { DQXO- } \\ & \text { DQX35 } \end{aligned}$ | Input/ Output | Data Inputs/Outputs of Port X: Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| $\begin{aligned} & \text { DQYO- } \\ & \text { DQY35 } \end{aligned}$ | Input/ Output | Data Inputs/Outputs of Port Y: Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| CLK | InputSynchronous | Clock: This is the clock input to this device. Except for $\overline{\mathrm{OEX}}$ and $\overline{\mathrm{OEY}}$, all timing references of the address, data in, and all control signals for the device are made with respect to the rising edge of CLK. |
| $\overline{\text { CE1X }}$ | InputSynchronous | Synchronous Active LOW Chip Enable Port X: $\overline{\text { CE1X }}$ is used with CE2X to enable Port X of this device. CE1X sampled HIGH at the rising edge of clock initiates a deselect cycle for Port X. |
| CE2X | inputSynchronous | Synchronous Active HIGH Chip Enable Port X: CE2X is used with $\overline{\text { CE1X }}$ to enable Port X of this device. CE2X sampled LOW at the rising edge of clock initiates a deselect cycle for Port X. |
| $\overline{\text { CE1Y }}$ | InputSynchronous | Synchronous Active LOW Chip Enable Port Y: $\overline{\mathrm{CE} 1 \mathrm{Y}}$ is used with CE2Y to enable Port Y of this device. CE1Y sampled HIGH at the rising edge of clock initiates a deselect cycle for Port Y. |
| CE2Y | inputSynchronous | Synchronous Active HIGH Chip Enable Port Y: CE2Y is used with $\overline{\mathrm{CE} 1 \mathrm{Y}}$ to enable Port Y of this device. CE2Y sampled LOW at the rising edge of clock initiates a deselect cycle for Port Y. |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply | Power Supply: $+3.3 \mathrm{~V}-5 \%$ and $+5 \%$. |
| $\mathrm{V}_{S S}$ | Ground | Ground: GND. |
| $\mathrm{V}_{\mathrm{SS}}$ | Ground | Ground: GND. No chip current flows through these pins. However, user needs to connect GND to these pins. Pins 140 and 141 are $\mathrm{V}_{\text {SS }}$ for $128 \mathrm{~K} \times 36$ device. |
| $\mathrm{V}_{\mathrm{CCO}}$ | I/O Supply | Output Buffer Supply: $+3.3 \mathrm{~V}-5 \%$ and $+5 \%$. |
| NC | - | No Connect: These signals are not internally connected. User can connect them to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{SS}}$ or any signal lines or simply leave them floating. |

Cycle Description Truth Table ${ }^{[2,3,4,5,6,7,8,9]}$

| Operation | $\overline{\text { CE1X }}$ | CE2X | $\overline{\text { CE1Y }}$ | CE2Y | $\overline{\mathbf{W E X}}$ | $\overline{\mathbf{W E Y}}$ | $\overline{\text { PTX }}$ | $\overline{\text { PTY }}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESELECT CYCLE | H | X | H | X | X | X | X | X |
| DESELECT CYCLE | X | L | X | L | X | X | X | X |
| WRITE PORT X | L | H | X | X | 0 | X | X | X |
| WRITE PORT Y | X | X | L | H | X | 0 | X | X |
| PASS-THROUGH from <br> X to Y | L | H | L | H | X | X | 0 | X |
| PASS-THROUGH from <br> Y to X | L | H | L | H | X | X | X | 0 |
| READ PORT X | L | H | X | X | 1 | X | 1 | 1 |
| READ PORT Y | X | X | L | H | X | 1 | 1 | 1 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied. $\qquad$ $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Supply Voltage on $\mathrm{V}_{\mathrm{DD}}$ Relative to GND......... -0.5 V to +4.6 V DC Voltage Applied to Outputs
in High Z State ${ }^{[10]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CCQ}}+0.5 \mathrm{~V}$

DC Input Voltage ${ }^{[10]}$............................... -0.5 V to $\mathrm{V}_{\mathrm{CCQ}}+0.5 \mathrm{~V}$ Current into Outputs (LOW) ........................................ 20 mA Static Discharge Voltage .......................................... >2001V (per MIL-STD-883, Method 3015) Latch-Up Current. $\qquad$ >200 mA.
Operating Range

| Range | Ambient <br> Temperature${ }^{[11]}$ | $\mathbf{V}_{\mathbf{D D}} / \mathbf{V}_{\text {DDQ }}$ |
| :--- | :---: | :---: |
| Com'। | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 5 \%$ |

## Notes:

2. X means "Don't Care." H means logic HIGH. L means logic LOW.
3. All inputs except $\overline{\mathrm{OEX}}$ and $\overline{\mathrm{OEY}}$ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
4. OEX and OEY must be asserted to avoid bus contention during Write and Pass-Through cycles. For a Write and Pass-Through operation following a READ operation, $\overline{O E X} / \overline{O E Y}$ must be HIGH before the input data required setup time plus High-Z time for OEX/OEY and staying HIGH throughout the input data hold time.
5. Operation number 3-6 can be used in any combination.
6. Operation number 4 and 7,3 and 8,7 and 8 can be combined.
7. Operation number 5 can not be combined with operation number 7 or 8 because Pass-Through operation has higher priority over a READ operation.
8. Operation number 6 can not be combined with operation number 7 or 8 because Pass-Through operation has higher priority over a READ operation.
9. This device contains circuitry that will ensure the outputs will be in High-Z during power-up
10. Minimum voltage equals -2.0 V for pulse duration less than 20 ns .
11. $\mathrm{T}_{\mathrm{A}}$ is the case temperature.

Electrical Characteristics Over the Operating Range


## Note:

12. Overshoot: $\mathrm{V}_{\mathrm{IH}} \leq+6.0 \mathrm{~V}$ for $\mathrm{t} \leq \mathrm{t}_{\mathrm{KC} / 2}$
13. Undershoot: $\mathrm{V}_{\mathrm{IL}} \leq-2.0 \mathrm{~V}$ for $\mathrm{t} \leq \mathrm{t}_{\mathrm{KC} / 2}$
14. "Device Deselected" means the device is in Power -Down mode as defined in the truth table.

Capacitance ${ }^{[15]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CCQ}}=3.3 \mathrm{~V} \end{aligned}$ | 6 | pF |
| $\mathrm{C}_{\text {CLK }}$ | Clock Input Capacitance |  | 6 | pF |
| $\mathrm{C}_{\text {/ }}$ | Input/Output Capacitance |  | 8 | pF |

## AC Test Loads and Waveforms ${ }^{[16]}$



## Thermal Resistance

| Description | Test Conditions | Symbol | TQFP Typ. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Thermal Resistance <br> (Junction to Ambient) | (@200lfm) Single-layer printed circuit board | $\Theta_{\mathrm{JA}}$ | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 15 |
| Thermal Resistance <br> (Junction to Ambient) | (@200Ifm) Four-layer printed circuit board | $\Theta_{\mathrm{JC}}$ | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 15 |
| Thermal Resistance <br> (Junction to Board) | Bottom | $\Theta_{\mathrm{JA}}$ | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 15 |
| Thermal Resistance <br> (Junction to Case) | Top | $\Theta_{\mathrm{JC}}$ | 9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 15 |

Notes:
15. Tested initially and after any design or process change that may affect these parameters.
16. AC test conditions assume signal transition time of 1 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading shown in part (a) of AC Test Loads.

## Switching Characteristics Over the Operating Range ${ }^{[16,17,18]}$

| Parameter | Description | -133 |  | -100 |  | -80 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Clock |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{KC}}$ | Clock cycle time | 7.5 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {KH }}$ | Clock HIGH time | 3.0 |  | 3.5 |  | 4.0 |  | ns |
| $\mathrm{t}_{\mathrm{KL}}$ | Clock LOW time | 3.0 |  | 3.5 |  | 4.0 |  | ns |
| Output times |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {KQ }}$ | Clock to output valid |  | 4.0 |  | 5.0 |  | 6.0 | ns |
| $\mathrm{t}_{\text {KQX }}$ | Clock to output invalid | 1.5 |  | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}_{\text {KQLZ }}$ | Clock to output in Low-Z ${ }^{[19]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{KQHZ}}$ | Clock to output in High-Z ${ }^{[19]}$ |  | 3.0 |  | 3.0 |  | 3.0 | ns |
| $\mathrm{t}_{\text {OEQ }}$ | OEX\#/OEY\# to output valid |  | 4.0 |  | 5.0 |  | 6.0 | ns |
| toelz | OEX\#/OEY\# to output in Low-Z ${ }^{[19]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Oehz }}$ | OEX\#/OEY\# to output in High-Z ${ }^{[19]}$ |  | 3.0 |  | 3.0 |  | 3.0 | ns |
| Setup times |  |  |  |  |  |  |  |  |
| $t_{s}$ | Addresses, Controls and Data In | 1.5 |  | 1.5 |  | 2.0 |  | ns |
| Hold times |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Addresses, Controls and Data In | 0.5 |  | 0.5 |  | 0.5 |  | ns |

Shaded areas contain advance information.
Notes:
17. $t_{C H Z}, t_{C L Z}, t_{O E V}, t_{E O L Z}$, and $t_{E O H Z}$ are specified with $A / C$ test conditions shown in part (a) of $A C$ Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage.
18. At any given voltage and temperature, $t_{E O H Z}$ is less than $t_{E O L Z}$ and $t_{C H Z}$ is less than $t_{C L Z}$ to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
19. This parameter is sampled and not $100 \%$ tested.
20. $\overline{C E}$ LOW means ( $\overline{C E 1 X}$ and $\overline{C E 1 Y}$ ) equals LOW and (CE2X and CE2Y) equals HIGH. $\overline{\mathrm{CE}}$ HIGH means ( $\overline{\mathrm{CE} 1 \mathrm{X}}$ and $\overline{\mathrm{CE} 1 \mathrm{Y}}$ ) equals HIGH or (CE2X and CE2Y) equals LOW.

## Switching Waveforms ${ }^{[20]}$

READ CYCLE TIMING FROM BOTH PORTS ( $\overline{\mathrm{WEX}}, \overline{\mathrm{WEY}}, \overline{\mathrm{PTX}}, \overline{\mathrm{PTY}} \mathrm{HIGH})^{[19]}$


CYPRESS
Switching Waveforms (continued) ${ }^{[20]}$

WRITE CYCLE TIMING TO BOTH PORTS ( $\overline{\mathrm{PTX}}, \overline{\mathrm{PTY}} \mathrm{HIGH})^{[19]}$


CYPRESS

## Switching Waveforms (continued) ${ }^{[20]}$



CYPRESS
Switching Waveforms (continued) ${ }^{[20]}$


Ordering Information

| Speed <br> $(M H z)$ | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :---: | :---: |
| 133 | CY7C1301A-133AC | ACx | 176 Pin TQFP | Commercial |
| 100 | CY7C1301A-100AC |  |  |  |
| 83 | CY7C1301A-83BGC |  |  |  |
| Shaded areas contain advance information. |  |  |  |  |

## Package Diagram

176-Lead Thin Quad Flat Pack ( $24 \times 24 \times 1.4 \mathrm{~mm}$ ) A176


| Document Title: CY7C1301A - 256K x 36 Dual I/O Dual Address Synchronous SRAM Document: 38-05076 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 107305 | 06/08/01 | NSL | New Data Sheet |

