

# 8-Mbit (1 M × 8) Static RAM

#### **Features**

■ Very high speed: 45 ns

□ Wide voltage range: 4.5 V–5.5 V

■ Ultra low active power

□ Typical active current:1.8 mA at f = 1 MHz

□ Typical active current: 18 mA at f = f<sub>max</sub>

■ Ultra low standby power

Typical standby current: 2 μA

Maximum standby current: 8 μA

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

■ Offered in Pb-free 44-pin TSOP II package

### **Functional Description**

The CY62158E MoBL<sup>®</sup> is a high performance CMOS static RAM organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in portable

applications. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption significantly when deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW).


To write to the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and  $\overline{\text{OE}}$  LOW while forcing the WE HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.


The eight input and output pins (I/O $_0$  through I/O $_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{\text{CE}}_1$  HIGH or  $\text{CE}_2$  LOW), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or a write operation is in progress ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH and  $\overline{\text{WE}}$  LOW). See the Truth Table on page 11 for a complete description of read and write modes.

The CY62158E device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

## **Logic Block Diagram**



Cypress Semiconductor Corporation
Document Number: 38-05684 Rev. \*J





## **Contents**


Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	17
Cypress Developer Community	
Technical Support	



# **Pin Configuration**

Figure 1. 44-pin TSOP II pinout (Top View) [1]



#### **Product Portfolio**

	V <sub>CC</sub> Range (V)			Power Dissipation						
Product			V <sub>CC</sub> Range (V) Speed (ns		Operating I <sub>CC</sub> (mA)				Standby I (A)	
					f = 1 MHz f = f <sub>max</sub>		Standby I <sub>SB2</sub> (μ <b>A</b> )			
	Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	Typ <sup>[2]</sup>	Max
CY62158ELL	4.5	5.0	5.5	45	1.8	3	18	25	2	8

#### Notes

<sup>1.</sup> NC pins are not connected on the die.

<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Supply Voltage to Ground Potential .....-0.5 V to V<sub>CC(max)</sub> + 0.5 V DC Voltage Applied to Outputs in High Z State  $^{[3,\ 4]}$  .....-0.5 V to V $_{\rm CC(max)}$  + 0.5 V

DC Input Voltage $^{[3,  4]}$ 0.5 V to $V_{CC(max)}$ + 0.5 V
Output Current into Outputs (LOW)20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)> 2001 V
Latch up Current> 200 mA

## **Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub> [5]
CY62158ELL	Industrial	–40 °C to +85 °C	4.5 V–5.5 V

#### **Electrical Characteristics**

Over the Operating Range

Daramatar	Deceription	Toot Co	anditions				
Parameter	Description	Test Conditions —		Min	<b>Typ</b> <sup>[6]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA	2.4	-	-	V
		V <sub>CC</sub> = 5.5 V	I <sub>OH</sub> = -0.1mA	-	_	3.4 <sup>[7]</sup>	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA		_	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{CC} = 4.5 \text{ V to } 5.5$	5 V	2.2	-	$V_{CC} + 0.5 V$	V
V <sub>IIL</sub>	Input LOW Voltage	$V_{CC} = 4.5 \text{ V to } 5.5$	5 V	-0.5	-	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_CC$		<b>–</b> 1	_	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_CC,$	Output Disabled	-1	_	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	-	18	25	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mÅ CMOS levels		1.8	3	mA
I <sub>SB1</sub>	Automatic CE Power down Current — CMOS Inputs	$CE_1 \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ $f = f_{MAX} \text{ (Address)}$ $f = 0 \text{ (OE, and W)}$	′, V <sub>IN</sub> ≤ 0.2 V _and Data Only),	_	2	8	μА
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE Power-down Current — CMOS Inputs	$\begin{array}{c} CE_1 \ge V_{CC} - 0.2 \\ V_{IN} \ge V_{CC} - 0.2 \\ f = 0, V_{CC} = V_{CCn} \end{array}$	′ or V <sub>IN</sub> <u>&lt;</u> 0.2 V,	_	2	8	μА

- 3.  $V_{IL}(min) = -2.0 \text{ V}$  for pulse durations less than 20 ns.

- V<sub>II</sub>(Imin) = 2.0 V for pulse durations less than 20 ns.
   V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Please note that the maximum V<sub>OH</sub> limit doesnot exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.
- 8. Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ), must be tied to CMOS levels to meet the  $I_{\text{SB}1}$  /  $I_{\text{SB}2}$  /  $I_{\text{CCDR}}$  spec. Other inputs can be left floating.



## Capacitance


Parameter [9]	Description	Description Test Conditions		Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

## **Thermal Resistance**

Parameter [9]	Description	Test Conditions	44-pin TSOP II	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75.13	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		8.95	°C/W

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	5.0 V	Unit
R1	1838	Ω
R2	994	Ω
R <sub>TH</sub>	645	Ω
V	1.75	V

#### Note

<sup>9.</sup> Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> [10]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2	_	_	V
I <sub>CCDR</sub> [11]	Data Retention Current	$\begin{split} & \frac{V_{CC}}{CE_1} = V_{DR} \\ & CE_1 \ge V_{CC} - 0.2 \text{ V, } CE_2 \le 0.2 \text{ V,} \\ & V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V} \end{split}$	_	-	8	μА
t <sub>CDR</sub> <sup>[12]</sup>	Chip Deselect to Data Retention Time		0	_	_	ns
t <sub>R</sub> [13]	Operation Recovery Time		45	_	_	ns

## **Data Retention Waveform**

Figure 3. Data Retention Waveform



<sup>10.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 11. Chip enables  $(\overline{CE}_1)$  and  $CE_2$ , must be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating. 12. Tested initially and after any design or process changes that may affect these parameters. 13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC}$ (min)  $\geq$  100  $\mu$ s or stable at  $V_{CC}$ (min)  $\geq$  100  $\mu$ s.



## **Switching Characteristics**

Over the Operating Range

Parameter [14, 15]	Description	45	ns	11!4
Parameter (1.17, 1.57)	Description	Min	Max	Unit
Read Cycle			•	
t <sub>RC</sub>	Read Cycle Time	45	-	ns
t <sub>AA</sub>	Address to Data Valid	_	45	ns
t <sub>OHA</sub>	Data Hold from Address Change	10	1	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid	_	45	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to Low Z [16]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [16, 17]	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[16]</sup>	10	-	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z [16, 17]	-	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power Up	0	-	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power Down	-	45	ns
Write Cycle [18]				
t <sub>WC</sub>	Write Cycle Time	45	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	35	-	ns
t <sub>AW</sub>	Address Setup to Write End	35	-	ns
t <sub>HA</sub>	Address Hold from Write End	0	-	ns
t <sub>SA</sub>	Address Setup to Write Start	0	-	ns
t <sub>PWE</sub>	WE Pulse Width	35	-	ns
t <sub>SD</sub>	Data Setup to Write End	25	-	ns
t <sub>HD</sub>	Data Hold from Write End	0	-	ns
t <sub>HZWE</sub>	WE LOW to High Z [16, 17]	_	18	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [16]	10	_	ns

<sup>14.</sup> In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Notes is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.

<sup>15.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 2 on page 5.

16. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZWE</sub> for any given device.

17. t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outp<u>uts enter</u> a high impedance state.

18. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [19, 20]





Figure 5. Read Cycle No. 2 (OE Controlled) [20, 21]



<sup>19.</sup> Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .

20.  $\overline{WE}$  is HIGH for read cycle.

21. Address valid before or similar to  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [22, 23, 24]





Figure 7. Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [22, 23, 24]




<sup>22.</sup> The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>23.</sup> Data I/O is high impedance if  $\overline{OE}$  =  $V_{IH}$ .
24. If  $\overline{CE}_1$  goes HIGH or  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state.
25. During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [26]



Notes 26. If  $\overline{\text{CE}}_1$  goes HIGH or  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high impedance state. 27. During this period, the I/Os are in output state. Do not apply input signals.



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	X <sup>[28]</sup>	Χ	Χ	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[28]</sup>	L	Χ	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	Data in	Write	Active (I <sub>CC</sub> )

Note
28. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62158ELL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of this part.


## **Ordering Code Definitions**





## **Package Diagrams**

Figure 9. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 \*E



# **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
WE	Write Enable

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	microampere	
μS	microsecond	
mA	milliampere	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



# **Document History Page**

Document Title: CY62158E MoBL <sup>®</sup> , 8-Mbit (1 M × 8) Static RAM Document Number: 38-05684				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	270350	See ECN	PCI	New data sheet.
*A	291271	See ECN	SYT	Converted from Advance Information to Preliminary Changed input pulse level from V <sub>CC</sub> to 3V in the AC Test Loads and Waveform Modified footnote #9 to include timing reference level of 1.5V and input pulse level of 3V
*B	1462592	See ECN	VKN / AESA	Converted from preliminary to final Removed 35 ns speed bin Removed "L" parts Removed 48-Ball VFBGA package Changed $I_{CC(max)}$ spec from 2.3 mA to 3 mA at f=1 MHz Changed $I_{CC(typ)}$ spec from 16 mA to 18 mA at f=f <sub>MAX</sub> Changed $I_{CC(max)}$ spec from 28 mA to 25 mA at f=f <sub>MAX</sub> Changed $I_{SB1(typ)}$ and $I_{SB2(typ)}$ spec from 0.9 $\mu$ A to 2 $\mu$ A Changed $I_{SB1(max)}$ and $I_{SB2(typ)}$ spec from 4.5 $\mu$ A to 8 $\mu$ A Changed $I_{CCDR(max)}$ spec from 4.5 $\mu$ A to 8 $\mu$ A Changed $I_{LZCE}$ spec from 3 ns to 5 ns Changed $I_{LZCE}$ spec from 6 ns to 10 ns Changed $I_{HZCE}$ spec from 22 ns to 18 ns Changed $I_{CDR}$ spec from 22 ns to 25 ns Changed $I_{LZWE}$ spec from 6 ns to 10 ns Added footnote# 6 related to $I_{SB2}$ and $I_{CCDR}$ Updated Ordering information table
*C	2428708	See ECN	VKN / PYRS	Corrected typo in the Ordering Information table
*D	2516494	See ECN	PYRS	Corrected ECN number
*E	2934396	06/03/10	VKN	Added footnote #19 related to chip enable Updated package diagram Updated template
*F	3110202	12/14/2010	PRAS	Updated Logic Block Diagram. Added Ordering Code Definitions.
*G	3121955	12/28/2010	SRIH	Updated the missing header and footer in Pg 12.
*H	3279426	06/10/2011	RAME	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines"). Updated Data Retention Characteristics. Added Acronyms and Units of Measure. Updated in new template.
*	4024759	06/10/2013	MEMJ	Updated Functional Description.  Updated Electrical Characteristics: Added one more Test Condition "V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -0.1 mA" for V <sub>OH</sub> parameter and added maximum value corresponding to that Test Condition. Added Note 7 and referred the same note in maximum value for V <sub>OH</sub> parameter corresponding to Test Condition "V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -0.1 mA".  Updated Package Diagrams: spec 51-85087 – Changed revision from *C to *E.



# **Document History Page** (continued)

Document Title: CY62158E MoBL <sup>®</sup> , 8-Mbit (1 M × 8) Static RAM Document Number: 38-05684				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*J	4099182	08/19/2013	VINI	Updated Switching Characteristics: Added Note 14 and referred the same note in "Parameter" column.  Updated in new template.



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.