

March 2009

FDG6332C_F085

20V N & P-Channel PowerTrench® MOSFETs

Features

• Q1 0.7 A, 20V. $R_{DS(ON)} = 300 \ m\Omega \ @ \ V_{GS} = 4.5 \ V$

 $R_{DS(ON)} = 400 \text{ m}\Omega$ @ $V_{GS} = 2.5 \text{ V}$

• **Q2** -0.6 A, -20V. $R_{DS(ON)} = 420$ m Ω @ $V_{GS} = -4.5$ V

 $R_{DS(ON)}$ = 630 m Ω @ V_{GS} = -2.5 V

- · Low gate charge
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS}(\mbox{\scriptsize ON})}$
- SC70-6 package: small footprint (51% smaller than SSOT-6); low profile (1mm thick)
- Qualified to AEC Q101
- RoHS Compliant

General Description


The N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive TSSOP-8 and SSOP-6 packages are impractical.


Applications

- DC/DC converter
- Load switch
- LCD display inverter





SC70-6



Absolute Maximum Ratings T_{A=25°C} unless otherwise noted

Symbol	Parameter	Q1	Q2	Units	
V _{DSS}	Drain-Source Voltage	20	-20	V	
V _{GSS}	Gate-Source Voltage		±12	±12	V
I _D	Drain Current - Continuous (Note 1)		0.7	-0.6	А
	- Pulsed		2.1	-2	
P _D	Power Dissipation for Single Operation	0	W		
T _J , T _{STG}	Operating and Storage Junction Temperat	–55 to	+150	°C	

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1)	415	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.32	FDG6332C_F085	7"	8mm	3000 units

©2009 Fairchild Semiconductor Corporation FDG6332C_F085 Rev C2 (W)

•	l Parameter		Test Conditions	l	Min	Тур	Max	Units
Off Char	acteristics		1	I			I	ı
BV _{DSS}	Drain-Source Breakdown Volta	ge	00 , 5	Q1 Q2	20 –20			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperatur	re	$I_D = 250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$	Q1 Q2		14 –14		mV/°C
I _{DSS}	Zero Gate Voltage Drain Currer	nt	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2			1 –1	μΑ
I _{GSSF} /I _{GSSR}	Gate-Body Leakage, Forward		$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$				±100	nA
I _{GSSF} /I _{GSSR}			$V_{GS} = \pm 12V$, $V_{DS} = 0 V$				±100	nA
On Char	acteristics (Note 2)							
V _{GS(th)}	Gate Threshold Voltage	Q1	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		0.6	1.1	1.5	V
V GS(III)	Cate Threeheld Vehage	Q2	$V_{DS} = V_{GS}$, $I_D = -250 \mu A$		-0.6	-1.2	-1.5	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	Q1	$I_D = 250 \mu\text{A}, \text{Ref. To } 25^{\circ}\text{C}$		-0.0	-2.8	1.5	mV/°C
$\Delta VGS(tn)$ ΔT_J	Temperature Coefficient	Q2	$I_D = 250 \mu\text{A,Ref. to } 25^{\circ}\text{C}$			3		IIIV/ C
R _{DS(on)}	Static Drain-Source	Q1	$V_{GS} = 4.5 \text{ V}, I_D = 0.7 \text{ A}$			180	300	mΩ
20(011)	On–Resistance		$V_{GS} = 2.5 \text{ V}, I_D = 0.6 \text{ A}$			293	400	
			$V_{GS} = 4.5 \text{ V}, I_{D} = 0.7 \text{A}, T_{J} = 125$	5°C		247	442	
		Q2	$V_{GS} = -4.5 \text{ V}, I_D = -0.6 \text{ A}$			300	420	
			$V_{GS} = -2.5 \text{ V}, I_D = -0.5 \text{ A}$			470	630	
			V_{GS} =-4.5 V, I_D =-0.6 A, T_J =125	5°C		400	700	
g FS	Forward Transconductance	Q1	$V_{DS} = 5 \text{ V}$ $I_{D} = 0.7 \text{ A}$			2.8		S
		Q2	$V_{DS} = -5 \text{ V}$ $I_{D} = -0.6 \text{A}$			1.8		
$I_{D(on)}$	On-State Drain Current	Q1	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$		1			Α
		Q2	$V_{GS} = -4.5 \text{ V}, \ V_{DS} = -5 \text{ V}$		-2			
Dynamic	Characteristics	4	<u>- </u>	- I				1
C _{iss}	Input Capacitance	Q1	V _{DS} =10 V, V _{GS} = 0 V, f=1.0MH:	7		113		pF
Ciss	Input Capacitance		V_{DS} =-10 V, V $_{GS}$ = 0 V, f=1.0MH			114		PΓ
•	0 0	Q2						
Coss	Output Capacitance	Q1	V _{DS} =10 V, V _{GS} = 0 V, f=1.0MH			34		pF
		Q2	V_{DS} =-10 V, V $_{GS}$ = 0 V, f=1.0MH			24		
C_{rss}	Reverse Transfer Capacitance	Q1	V_{DS} =10 V, V $_{GS}$ = 0 V, f=1.0MH:			16		pF
		Q2	V_{DS} =-10 V, V $_{GS}$ = 0 V, f=1.0MH	Ηz		9		
Switchin	g Characteristics (Note 2)							
t _{d(on)}	Turn-On Delay Time	Q1	For Q1 :			5	10	ns
-()	,	Q2	V _{DS} =10 V, I _D = 1 A			5.5	11	
t _r	Turn-On Rise Time	Q1	V_{GS} = 4.5 V, R_{GEN} = 6 Ω			7	15	ns
•		Q2	For Q2 :			14	25	
t _{d(off)}	Turn-Off Delay Time	Q1	$V_{DS} = -10 \text{ V}, I_{D} = -1 \text{ A}$			9	18	ns
u(on)		Q2	V_{GS} = -4.5 V, R_{GEN} = 6 Ω			6	12	
t _f	Turn-Off Fall Time	Q1				1.5	3	ns
1		Q2	1	 		1.7	3.4	
	Total Gate Charge	Q1	For Q1 :			1.1	1.5	nC
Q _a	. Star Gate Gridige		V _{DS} =10 V, I _D = 0.7 A	 		1.4	2	
Q_g		U/						
	Gate-Source Charge	Q2 Q1	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$	-				nC
${\sf Q}_{\sf g}$ ${\sf Q}_{\sf gs}$	Gate-Source Charge	Q1	-			0.24		nC
	Gate–Source Charge Gate–Drain Charge	1	V_{GS} = 4.5 V, R_{GEN} = 6 Ω					nC nC

Electrical Characteristics T _A = 25°C unless otherwise noted								
Symbol	Parameter	Test Condition	s	Min	Тур	Max	Units	
Drain-Source Diode Characteristics and Maximum Ratings								
Is	Maximum Continuous Drain-Source Diode Forward Current Q1 0.25						Α	
	Q2 -0.25							
V _{SD}	Drain-Source Diode Forward	Q1	$V_{GS} = 0 \text{ V}, I_{S} = 0.25 \text{ A}$	(Note 2)		0.74	1.2	V
	Voltage		$V_{GS} = 0 \text{ V}, I_{S} = -0.25 \text{ A}$	(Note 2)		-0.77	-1.2	

Notes

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

^{1.} R_{eJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{eJC} is guaranteed by design while R_{eJA} is determined by the user's board design. R_{eJA} = 415°C/W when mounted on a minimum pad of FR-4 PCB in a still air environment.

Typical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: N-Channel




Figure 7. Gate Charge Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 8. Capacitance Characteristics.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: P-Channel




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: P-Channel







Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.





Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1. Transient thermal response will change depending on the circuit board design.







TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ F-PFS™ AttitudeEngine™ FRFET®

Global Power ResourceSM Awinda[®] AX-CAP®* GreenBridge™

BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™

CorePLUS™ Gmax™ CorePOWER™ $\mathsf{GTO}^{\mathsf{TM}}$ CROSSVOLT™ IntelliMAX™ CTL™ ISOPLANAR™

Current Transfer Logic™ Making Small Speakers Sound Louder

DEUXPEED® and Better™ Dual Cool™ MegaBuck™ EcoSPARK® MIČROCOUPLER™ EfficientMax™ MicroFET™

ESBC™ MicroPak™ MicroPak2™ MillerDrive™ Fairchild® MotionMax™ Fairchild Semiconductor®

MotionGrid® FACT Quiet Series™ MTi[®] FACT[®] MTx® FastvCore™ MVN® FETBench™ mWSaver® FPS™ OptoHiT™ OPTOLOGIC® OPTOPLANAR®

Power Supply WebDesigner™ PowerTrench®

PowerXSTI

Programmable Active Droop™

OFFT QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM SYSTEM

TinyBoost[®] TinyBuck[®] TinyCalc™ TinyLogic[®] TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™

TriFault Detect™ TRUECURRENT®* սSerDes™

UHC Ultra FRFET™ UniFET™ VCX™ VisualMax™

VoltagePlus™ XSTM. Xsens™ 仙童®

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

-®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR <u>AIRCHILDSEMI.COM.</u> FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application - including life critical medical equipment - where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Definition of Terms						
Datasheet Identification	Product Status	Definition				
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.				

Rev 177