## FAIRCHILD

SEMICONDUCTOR TM

# CD40193BC Synchronous 4-Bit Up/Down Binary Counter

#### **General Description**

The CD40193BC up/down counter is monolithic complementary MOS (CMOS) integrated circuits. The CD40193BC is a binary counter.

Counting up and counting down is performed by two count inputs, one being held HIGH while the other is clocked. The outputs change on the positive-going transition of this clock.

These counters feature preset inputs that are enabled when load is a logical "0" and a clear which forces all outputs to "0" when it is at logical "1". The counters also have carry and borrow outputs so that they can be cascaded using no external circuitry.

All inputs are protected against damage due to static discharge by clamps to  $V_{\text{DD}}$  and  $V_{\text{SS}}.$ 

#### Features

- Wide supply voltage range: 3V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- Carry and borrow outputs for easy expansion to N-bit by cascading

October 1987


Revised January 2004

Asynchronous clear


#### **Ordering Code:**

Order Number	Package Number	Package Description
CD40193BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD40193BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


#### Connection Diagram



#### **Cascading Packages**



© 2004 Fairchild Semiconductor Corporation DS005988



### Absolute Maximum Ratings(Note 1)

## **Recommended Operating**

(Note 2)	•	(
DC Supply Voltage (V <sub>DD</sub> )	-0.5 to +18 V <sub>DC</sub>	
Input Voltage (V <sub>IN</sub> ) Storage Temperature Range (T <sub>S</sub> )	-0.5 to V <sub>DD</sub> +0.5 V <sub>DC</sub> -65°C to +150°C	
Power Dissipation (P <sub>D</sub> )		
Dual-In-Line	700 mW	١
Small Outline	500 mW	s t
Lead Temperature (T <sub>L</sub> )		(
(Soldering, 10 seconds)	260°C	ti

#### 

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The "Recommended Operating Conditions" and Electrical Characteristics tables provide condi-

CD40193BC

tions for actual device operation.

Note 2:  $V_{SS} = 0V$  unless otherwise specified.

DC Electrical	Characteristics	(Note 3)
---------------	-----------------	----------


Symbol	Parameter	Conditions	–55°C		+25°C			+125°C		Units	
Symbol			Min	Max	Min	Тур	Max	Min	Max	Units	
I <sub>DD</sub>	Quiescent Device	$V_{DD} = 5V, V_{IN} = V_{DD}or V_{SS}$		5			5		150		
	Current	$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		10			10		300	μΑ	
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		20			20		600		
V <sub>OL</sub>	LOW Level	$V_{DD} = 5V$		0.05			0.05		0.05		
	Output Voltage	$V_{DD} = 10V$		0.05			0.05		0.05	V	
		$V_{DD} = 15V$		0.05			0.05		0.05		
V <sub>OH</sub>	HIGH Level	$V_{DD} = 5V$	4.95		4.95			4.95			
	Output Voltage	$V_{DD} = 10V$	9.95		9.95			9.95		V	
		$V_{DD} = 15V$	14.95		14.95			14.95			
VIL	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5			1.5		1.5		
	Input Voltage	$V_{DD} = 10V, V_O = 1V \text{ or } 9V$		3.0			3.0		3.0	V	
		$V_{DD}$ = 15V, $V_{O}$ = 1.5V or 13.5V		4.0			4.0		4.0		
VIH	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5			3.5			
	Input Voltage	$V_{DD} = 10V, V_O = 1V \text{ or } 9V$	7.0		7.0			7.0		V	
		$V_{DD}$ = 15V, $V_O$ = 1.5V or 13.5V	11.0		11.0			11.0			
I <sub>OL</sub>	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36			
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA	
		$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4			
I <sub>OH</sub>	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.88		-0.36			
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	-2.25		-0.9		mA	
		$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8.8		-2.4			
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10 <sup>-5</sup>	-0.1		-1.0	μA	
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 <sup>-5</sup>	0.1		1.0	μΑ	

**Note 4:**  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.

t <sub>PHL</sub> or t <sub>PLH</sub>	Parameter	Conditions	Min	Тур	Max	Ur
	Propagation Delay Time	$V_{DD} = 5V$		250	400	
	from Count Up or	$V_{DD} = 10V$		100	160	n
	Count Down to Q	$V_{DD} = 15V$		80	130	
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time	$V_{DD} = 5V$		120	200	
	from Count Up to Carry	$V_{DD} = 10V$		50	80	n
		$V_{DD} = 15V$		40	65	
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time	$V_{DD} = 5V$		120	200	
	from Count Down	$V_{DD} = 10V$		50	80	n
	to Borrow	$V_{DD} = 15V$		40	65	
t <sub>SU</sub>	Time Prior to Load	$V_{DD} = 5V$		100	160	
	That Data Must	$V_{DD} = 10V$		30	50	n
	Be Present	$V_{DD} = 15V$				
t <sub>PHL</sub>	Propagation Delay Time	$V_{DD} = 5V$				
	from Clear to Q	$V_{DD} = 10V$				n
		V <sub>DD</sub> = 15V				
t <sub>PLH</sub> or t <sub>PHL</sub>	Propagation Delay Time	$V_{DD} = 5V$				
	from Load to Q	$V_{DD} = 10V$				n
1	Output Transition Trans	$V_{DD} = 15V$				
t <sub>TLH</sub> or t <sub>THL</sub>	Output Transition Time	$V_{DD} = 5V$				
		$V_{DD} = 10V$				n
f	Maximum Count Frequency	$V_{DD} = 15V$ $V_{DD} = 5V$	2.5		80	
f <sub>CL</sub>	Maximum Count Frequency	$V_{DD} = 5V$ $V_{DD} = 10V$	6			м
		$V_{DD} = 10V$ $V_{DD} = 15V$	7.5			IVI
t <sub>rCL</sub> or t fCL	Maximum Count Rise	$V_{DD} = 5V$	15	12.0		
TOL OF TOL	or Fall Time	$V_{DD} = 10V$	5			μ
		$V_{DD} = 15V$	1			· ·
t <sub>WH</sub> , t <sub>WL</sub>	Minimum Count Pulse	$V_{DD} = 5V$		120	200	
	Width	$V_{DD} = 10V$		35	80	n
		$V_{DD} = 15V$		28	65	
t <sub>WH</sub>	Minimum Clear	$V_{DD} = 5V$		300	480	
	Pulse Width	$V_{DD} = 10V$		120	190	n
		$V_{DD} = 15V$		95	150	
t <sub>WL</sub>	Minimum Load	$V_{DD} = 5V$		100	160	
	Pulse Width	$V_{DD} = 10V$		40	65	n
		$V_{DD} = 15V$		50 80   40 65   100 160   30 50   25 40   130 220   60 100   50 80   300 480   120 190   95 150   100 200   50 100   40 80   4 10   12.5 -   120 200   35 80   28 65   300 480   120 190   95 150		
C <sub>IN</sub>	Average Input Capacitance	Load and Data		5	7.5	
		Inputs (A,B,C,D)				р
		Count Up, Count		10	15	-
		Down and Clear				
C <sub>PD</sub>	Power Dissipation Capacity	(Note 5) nption of any CMOS device. For comple		100		F

www.fairchildsemi.com

4





1. Clear outputs to zero.

2. Load (preset) to binary thirteen.

3. Count up to fourteen, fifteen, carry, zero, one and two.

4. Count down to one, zero, borrow, fifteen, fourteen and thirteen.





CD40193BC Synchronous 4-Bit Up/Down Binary Counter