

# **MB87033B**

## **SCSI Protocol Controller (SPC)**

### **with On-Chip Drivers/Receivers**

---

Edition 1.0  
September 1989

#### **GENERAL DESCRIPTION**

The MB87033B SCSI Protocol Controller (SPC) is a CMOS LSI circuit specifically designed to control a Small Computer Systems Interface (SCSI). The MB87033B establishes the Fujitsu SPC family of protocol controllers by providing software enhancements and other functional features that will meet all facets of the SCSI specification (ANSI X 3.131-1986).

To achieve optimum performance and interface flexibility, the MB87033B provides an 8-byte First-In First-Out (FIFO) data buffer register and a 28-bit transfer byte counter which allows burst transfers of up to 256 megabytes. To improve programming requirements, "Attention Detect" and "Arbitration Fail" interrupts are provided and on-chip driver/receiver circuits simplify interface connections. Data transfers can be executed in either the asynchronous or synchronous mode with a maximum offset of 8 bytes.

#### **SCSI Compatibility**

- Supports all mandatory commands, many optional commands, and some extended commands of SCSI specification (ANSI X 3.131, 1986)
- Software compatible with MB8703X and MB8935X SPCs
- Serves as either INITIATOR or TARGET

#### **Data Bus**

- Independent buses for CPU and DMA controller

#### **Transfer Modes**

- Asynchronous
- Synchronous mode transfers with programmable offset of up to eight bytes (8 Byte FIFO)

#### **Data Transfer Speed**

- Up to a maximum of 5 megabytes/sec

#### **Selectable Operating Modes**

- DMA transfer
- Program transfer
- Manual transfer
- Diagnostic

#### **Interface**

- On-chip, single-ended Drivers/Receivers
- Guaranteed to sink 48mA regardless of the number of outputs simultaneously asserted.

#### **Enhancements**

- On-chip parity generation
- Attention condition detect interrupt
- Arbitration fail interrupt

#### **Clock Requirements**

- 10 MHz clock

#### **Technology/Power Requirements**

- Silicon-gate CMOS
- Single +5 V power supply

#### **Available Packaging**

- 84-pin plastic leadless chip carrier
- 80-pin plastic flat package

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**


| Rating                        | Symbol    | Values           |                | Unit |
|-------------------------------|-----------|------------------|----------------|------|
|                               |           | Min.             | Max.           |      |
| Supply Voltage                | $V_{DD}$  | $V_{SS}^2 - 0.3$ | 6.0            | V    |
| Input Voltage                 | $V_I$     | $V_{SS}^2 - 0.3$ | $V_{DD} + 0.3$ | V    |
| Output Voltage <sup>2</sup>   | $V_O$     | $V_{SS}^2 - 0.3$ | $V_{DD} + 0.3$ | V    |
| Storage Temperature (Ceramic) | $T_{STG}$ | -65              | +125           | °C   |

**Notes:** 1 Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2  $V_{SS} = 0V$ .


3 Not more than one output may be shorted at a time for a maximum duration of one second.

### MB87033B BLOCK DIAGRAM



# PIN ASSIGNMENTS

## 80-Pin Plastic Flat Package





## PIN DESCRIPTIONS

| Pin Number  |   | Designator  | Function   |
|---|---|---|--|
| FPT   | PLCC  |   |  |
| 1   | 73  | RESET   | When set to the active-low state, an asynchronous reset signal that clears all internal circuits of the SPC.   |
| 2,7,<br>12,13<br>18,23<br>42,47<br>52,53<br>58,63 | 1,2<br>8,13<br>32,36<br>43,44<br>50,55<br>74,78               | V <sub>SS</sub>   | Power supply ground.   |
| 3,43  | —   | Open  | Reserved. (Note: Do not make external connections to these pins.)  |
| 4,5<br>20,21<br>44,45<br>60,61                    | 4,10<br>11,12<br>33,34<br>39,41<br>46,52<br>53,75<br>76,81,83 | NC  | No internal connection. (Note: These pins must be open connections at all times.)  |
| 8<br>9<br>10<br>14<br>15<br>16<br>17<br>19<br>6   | 79<br>80<br>82<br>3<br>5<br>6<br>7<br>9<br>77                 | DB7<br>DB6<br>DB5<br>DB4<br>DB3<br>DB2<br>DB1<br>DB0<br>DBP | Inputs/outputs for the SCSI data bus; these I/O pins connect directly to the SCSI connector. DB7 is the MSB; DB0 is the LSB. DBP is an odd parity bit.   |
| 11,33<br>51,73                                    | 23,42<br>65,84  | VDD   | +5V power supply.  |
| 22  |   | TEST  | Reserved for test functions. (Note. Do not make external connections to these pins.)   |
| 24  | 14  | DRESP   | DRESP is a response signal to the data transfer request signal DREQ. The DRESP pin must be refreshed with an applied pulse after each byte of data is transferred. In the DMA mode, DRESP is used as a timing signal for completion of a data-byte transfer. |

*Continued on following page*

## PIN DESCRIPTIONS

| Pin Number   |  | Designator   | Function  |            |             |                  |   |            |        |   |             |       |
|--|--|--|---|------------|-------------|------------------|---|------------|--------|---|-------------|-------|
| FPT  | PLCC   |  |   |            |             |                  |   |            |        |   |             |       |
| 25   | 15   | DREQ   | <p>When executing a data transfer cycle in the DMA mode, DREQ is used to indicate a request for a data transfer between the SPC and external buffer memory. In the DMA mode, routing of data is as shown below.</p> <p><b>Output Operation:</b> External buffer memory to SPC to SCSI bus.</p> <p><b>Input Operation:</b> SCSI bus to SPC to external buffer memory.</p> <p>In an output operation, DREQ becomes active to request a data transfer to the external buffer memory when the FIFO contains valid data.</p> |            |             |                  |   |            |        |   |             |       |
| 26   | 16   | HIN  | <p>Indicates direction of transmission along data bus lines HDB0-HDB7 and HDBP in the DMA transfer mode. To be executed, direction of transmission must be properly coordinated with internal operation of the SPC. When HIN is low (inactive), the data bus lines are placed in the high-impedance state (input mode). When HIN is high (active) all bus lines are switched to the output mode.</p>  |            |             |                  |   |            |        |   |             |       |
| 35<br>34<br>32<br>31<br>30<br>29<br>28<br>27<br>36 | 25<br>24<br>22<br>21<br>20<br>19<br>18<br>17<br>26 | HDB7<br>HDB6<br>HDB5<br>HDB4<br>HDB3<br>HDB2<br>HDB1<br>HDB0<br>HDBP | <p>3-state bidirectional data bus for transferring data to or from the external buffer memory in the DMA mode. As shown below, the direction of data transmission depends on the HIN input signal.</p> <table border="0"> <tr> <td><b>HIN</b></td> <td><b>HDBn</b></td> <td><b>Operation</b></td> </tr> <tr> <td>L</td> <td>Input Mode</td> <td>Output</td> </tr> <tr> <td>H</td> <td>Output Mode</td> <td>Input</td> </tr> </table>  | <b>HIN</b> | <b>HDBn</b> | <b>Operation</b> | L | Input Mode | Output | H | Output Mode | Input |
| <b>HIN</b>   | <b>HDBn</b>  | <b>Operation</b>   |   |            |             |                  |   |            |        |   |             |       |
| L  | Input Mode   | Output   |   |            |             |                  |   |            |        |   |             |       |
| H  | Output Mode  | Input  |   |            |             |                  |   |            |        |   |             |       |
| 37-40  | 27-30  | A0-A3  | <p>Address input signals for selecting an internal register in the SPC. The MSB is A3; the LSB is A0. When <math>\overline{CS}</math> is active low, read/write is enabled and an internal register is selected by these address inputs via data bus lines D0-D7 and DP.</p>  |            |             |                  |   |            |        |   |             |       |
| 41   | 31   | CLK  | <p>Input clock for controlling internal operations and data-transfer speeds of SPC.</p>   |            |             |                  |   |            |        |   |             |       |

Continued on following page

## PIN DESCRIPTIONS

| Pin Number   |  | Designator  | Function  |
|--|--|---|---|
| FPT  | PLCC   |   |   |
| 57<br>50<br>48<br>56<br>54<br>49<br>46<br>59<br>55 | 49<br>40<br>37<br>48<br>45<br>38<br>35<br>51<br>47 | BSY<br>SEL<br>REQ<br>ACK<br>MSG<br>C/D<br>I/O<br>ATN<br>RST | Input/output control signals for SCSI bus.  |
| 62   | 54   | INT2  | A non-maskable interrupt request signal that indicates a reset condition on the SCSI bus.   |
| 64   | 56   | CS  | Selection enable signal for accessing an internal register in the SPC. When CS is active low, the following signals are valid: RD, WT, A0-A3, D0-D7 and DP.   |
| 65   | 57   | WT  | Input strobe used for writing data into an internal register of the SPC; this signal is asserted only if CS is active low. On the trailing edge of WT, data placed on data bus lines D0-D7/DP is loaded into the internal register selected by address inputs A0-A3, except when all address lines are high (A0-A3 = H).  |
| 66   | 58   | WTG   | While this signal is active low, data placed on data bus lines D0-D7/DP is output to HDB0-HDB7/HDBP, provided the following input conditions are satisfied:<br>CS and HIN = H<br>$\bar{A}0-A3 = H$  |
| 67<br>68   | 59<br>60   | RD<br>RDG   | Input strobes used for reading out contents of internal register; strobes are effective only when CS is active low. When RDG is active low, the contents of an internal register selected by address inputs A0-A3 are placed on data bus lines D0-D7/DP. For a data transfer cycle in the program transfer mode, the trailing edge of RD is used as a timing signal to indicate the end of data read. |

*Continued on following page*



## PIN DESCRIPTIONS

| Pin Number |      | Designator | Function  |
|------------|------|------------|---|
| FPT        | PLCC |            |   |
| 69         | 61   | D0         | Used for writing or reading data into or from an internal register of the SPC; these bus lines are 3-state and bidirectional. The MSB is D7; the LSB is D0. DP is an odd parity bit.  |
| 70         | 62   | D1         |   |
| 71         | 63   | D2         |   |
| 72         | 64   | D3         |   |
| 74         | 66   | D4         |   |
| 75         | 67   | D5         |   |
| 76         | 68   | D6         |   |
| 77         | 69   | D7         |   |
| 78         | 70   | DP         | When the $\overline{CS}$ and $\overline{RDG}$ inputs are active low, contents of the internal register are output to the data bus (read operation). In operations other than read, these bus lines are kept in a high-impedance state.  |
| 79         | 71   | DPO        | An odd parity output for data byte D7–D0. DPO represents an output when D7–D0/DP are placed in a high-impedance state; DPO is in a high-impedance state when D7–D0/DP serve as outputs. If a parity bit is not generated for external memory, DPO can be used as an input for DP.                     |
| 80         | 72   | INTR       | When active high, requests an interrupt to indicate completion of an SPC internal operation or the occurrence of an error; the INTR interrupt request can be masked by user software. When an interrupt request is honored, INTR remains in the active state until cause of the interrupt is cleared. |

## ADDRESSING OF INTERNAL REGISTERS

The MB87033B SPC contains 16 byte-wide registers that are externally accessible. These registers are used to control internal operations of the SPC and also to indicate processing/result status. A unique address, identified by address bits A3–A0, is assigned to each of the sixteen registers. These addresses are defined in Table 1.

Note: The phase sense (PSNS) and SPC diagnostic (SDGC) registers have the same hexadecimal address. However, depending upon whether a read or write command is executed, the register provides two separate functions.

**Table 1. Internal Register Addressing**

| Register                | Mnemonic | Operation | Chip Select (CS) | Address Bits |    |    |    |
|-------------------------|----------|-----------|------------------|--------------|----|----|----|
|                         |          |           |                  | A3           | A2 | A1 | A0 |
| Bus Device ID           | BDID     | R         | 0                | 0            | 0  | 0  | 0  |
|                         |          | W         |                  |              |    |    |    |
| SPC Control             | SCTL     | R         | 0                | 0            | 0  | 0  | 1  |
|                         |          | W         |                  |              |    |    |    |
| Command                 | SCMD     | R         | 0                | 0            | 0  | 1  | 0  |
|                         |          | W         |                  |              |    |    |    |
| Transfer Mode           | TMOD     | R         | 0                | 0            | 0  | 1  | 1  |
|                         |          | W         |                  |              |    |    |    |
| Interrupt Sense         | INTS     | R         | 0                | 0            | 1  | 0  | 0  |
| Reset Interrupt         |          | W         |                  |              |    |    |    |
| Phase Sense             | PSNS     | R         | 0                | 0            | 1  | 0  | 1  |
| SPC Diagnostic Control  |          | W         |                  |              |    |    |    |
| SPC Status              | SSTS     | R         | 0                | 0            | 1  | 1  | 0  |
| SPC Error Status        |          | R         |                  |              |    |    |    |
| Phase Control           | PCTL     | R         | 0                | 1            | 0  | 0  | 0  |
|                         |          | W         |                  |              |    |    |    |
| Modified Byte Counter   | MBC      | R         | 0                | 1            | 0  | 0  | 1  |
| Extended Transfer Count |          | W         |                  |              |    |    |    |
| Data Register           | DREG     | R         | 0                | 1            | 0  | 1  | 0  |
|                         |          | W         |                  |              |    |    |    |

Continued on following page

**Table 1. Internal Register Addressing**

| Register                  | Mnemonic | Operation | Chip Select (CS) | Address Bits |    |    |    |
|---------------------------|----------|-----------|------------------|--------------|----|----|----|
|                           |          |           |                  | A3           | A2 | A1 | A0 |
| Temporary Register        | TEMP     | R         | 0                | 1            | 0  | 1  | 1  |
|                           |          | W         |                  |              |    |    |    |
| Transfer Counter (High)   | TCH      | R         | 0                | 1            | 1  | 0  | 0  |
|                           |          | W         |                  |              |    |    |    |
| Transfer Counter (Middle) | TCM      | R         | 0                | 1            | 1  | 0  | 1  |
|                           |          | W         |                  |              |    |    |    |
| Transfer Counter (Low)    | TCL      | R         | 0                | 1            | 1  | 1  | 0  |
|                           |          | W         |                  |              |    |    |    |
| External Buffer           | EXBF     | R         | 0                | 1            | 1  | 1  | 1  |
|                           |          | W         |                  |              |    |    |    |

## BIT ASSIGNMENTS FOR INTERNAL REGISTERS

Table 2 lists the bit assignments for the sixteen internal registers defined in Table 1. In most cases, bit assignments for the MB87033B SPC are identical to those for the MB87030/31; however, in the MB87033B, some features are expanded and others are added to improve overall performance. These modifications and additions are summarized as follows:

### MPU Bus Parity Generator

An odd parity bit is output from DPO (pin 79 in FPT, pin 71 in PLCC) for each data byte (D7-D0). DPO is a 3-state pin and is placed in a high-impedance state when data from D7-D0 is output to the MPU. If the MPU interface does not contain a parity generator, the output of DPO can be connected to the DP input pin of the SPC (pin 78 in FPT, pin 70 in PLCC).

### Reset Condition Interrupt Request Signal

The INT2 output (pin 62 in FPT, pin 54 in PLCC) is a non-maskable interrupt request that, when driven High, notifies the MPU when a reset condition is detected on the SCSI bus. Bit 4 (Reset Condition Interrupt Mask Enable) of the Phase Control (PCTL) register does not affect the INT2 output pin.

When a bus reset condition is detected, the INTR output (pin 80 in FPT, pin 72 in PLCC) also is driven to the high state; however, the state of INTR can be masked by bit 4 of the PCTL register:

- Bit 4 = 0: INTR goes high when a reset condition is detected.
- Bit 4 = 1: INTR does not go high when a reset condition is detected.

### Lost Arbitration Interrupt Request

If bit 6 (Lost Arbitration Interrupt Enable) of the phase control (PCTL) register is set to "1", a COMMAND COMPLETE interrupt is generated when the SPC (serving as initiator or target) loses in the ARBITRATION process. To determine the cause of a COMMAND COMPLETE interrupt (completion of SELECTION, RESELECTION, or lost ARBITRATION), refer to bits 6 (TARGET) and 7 (INITIATOR) of the SPC status (SSTS) register. If both bits are set to "0", the COMMAND COMPLETE interrupt is a result of lost arbitration.

### Attention Condition Interrupt

If bit 5 (Attention Condition Interrupt Enable) of the phase control (PCTL) register is set to "1" and the SPC serves as a target, a service required interrupt occurs. To reset the service required interrupt, set bit 3 of the interrupt sense (INTS) register to "1" or revoke the current target role of the SPC.

## Expansion of Transfer Byte Counter

If bit 0 of the transfer mode (TMOD) register is set to "1", the transfer byte counter is expanded to 28-bits. In the expanded mode, the high nibble (bits 24 through 27) are entered into the four most significant bit positions (7 bits through 4) of the modified byte count (MBC) register.

**Note:** When a hardware data transfer or execution of a SELECT command is in process, access to the TMOD register is forbidden.

### Bit 0 of the TMOD register = 1

To access the highest four bits (bits 27 through 24) of the transfer byte counter, data reads or writes are addressed to the high nibble of the modified byte counter (MBC) register. When a TRANSFER or SELECT command is issued, the transfer byte count (or  $t_{WAIT}$ ) should be placed in the high nibble of the MBC register rather than the TCH, TCM, and TCL registers.

### Bit 0 of the TMOD register = 0

The transfer byte counter is not expanded to 28-bits; hence, reading the high nibble of MBC yields a "0" even though some particular value is written into the register. In this case,  $t_{WAIT}$  or the transfer byte count is based on a 24-bit transfer byte counter (identical to the MB87030/MB87031).

During read/write access of an internal register, the following rules are invoked:

- (1) Internal registers include only those registers identified in Table 2.
- (2) A write command to a read-only register is ignored.
- (3) For write operations, all bit positions with a "—" (blank) designator can be written as "0" or as a "1".
- (4) All bit positions with an assigned "0" are always read as a zero (0).

Table 2. Bit Assignments For Internal Registers

| HEX Address | Register and Mnemonic        | R/W Operation | 7 (MSb)                           | 6             | 5          | 4                    | 3                | 2                 | 1                      | 0 (LSb)         | Parity |
|-------------|------------------------------|---------------|-----------------------------------|---------------|------------|----------------------|------------------|-------------------|------------------------|-----------------|--------|
| 0           | Bus Device ID (BDID)         | R             | #7                                | #6            | #5         | #4                   | #3               | #2                | #1                     | #0              | 0      |
|             |                              | W             | SCSI Bus Device ID<br>ID4 ID2 ID1 |               |            |                      |                  |                   |                        |                 |        |
| 1           | SPC Control (SCTL)           | R             | Reset & Disable                   | Control Reset | Diag Mode  | ARBIT Enable         | Parity Enable    | Select Enable     | Re-select Enable       | INT Enable      | P      |
|             |                              | W             |                                   |               |            |                      |                  |                   |                        |                 |        |
| 2           | Command (SCMD)               | R             | Command Code                      |               |            | RST Out              | Intercept Xfer   | Transfer PRG Xfer | Modifer 0              | Term Mode       | P      |
|             |                              | W             |                                   |               |            |                      |                  |                   |                        |                 |        |
| 3           | Transfer Mode (TMOD) Command | R             | Max. Transfer Offset              |               |            | Min. Transfer Period |                  |                   | Xfer Counter Expand    | P               |        |
|             |                              | W             | Sync. Xfer                        | 4             | 2          | 1                    | 2                | 1                 |                        |                 | 0      |
| 4           | Interrupt Sense (INTS)       | R             | Selected                          | Reselected    | Disconnect | Command Complete     | Service Required | Time Out          | SPC Hard Error         | Reset Condition | P      |
|             |                              | W             | Reset Interrupt                   |               |            |                      |                  |                   |                        |                 |        |
| 5           | Phase Sense (PSNS)           | R             | REQ                               | ACK           | ATN        | SEL                  | BSY              | MSG               | C/D                    | I/O             | P      |
|             | SPC Diag Control (SDGC)      | W             | Diag. REQ                         | Diag. ACK     | —          | Diag. BSY            | Diag. MSG        | Diag. C/D         | Diag. I/O              | —               |        |
| 6           | SPC Status (SSTS)            | R             | Connected INIT TARG               |               | SPC BSY    | Xfer In Progress     | SCSI RST         | TC=0              | DREG Status Full Empty |                 | P      |
| 7           | SPC Error Status (SERR)      | R             | Data Error SCSI SPC               |               | 0          | 0                    | TC Parity Error  | Phase Error       | Short Xfer Period      | Offset Error    | P      |

Continued on following page

**Table 2. Bit Assignments For Internal Registers**

| HEX Address | Register and Mnemonic       | R/W Operation | 7 (MSb)                              | 6                                 | 5                                    | 4                              | 3      | 2              | 1       | 0 (LSb) | Parity |
|-------------|-----------------------------|---------------|--------------------------------------|-----------------------------------|--------------------------------------|--------------------------------|--------|----------------|---------|---------|--------|
| 8           | Phase Control (PCTL)        | R             | Bus Free Interrupt Enable            | Arbitration Fail Interrupt Enable | Attention Condition Interrupt Enable | Reset Condition Interrupt Mask | 0      | Transfer Phase |         |         | P      |
|             |                             | W             |                                      |                                   |                                      |                                |        | MSG Out        | C/D Out | I/O Out |        |
| 9           | Modified Byte Counter (MBC) | R             | Extended Transfer Counter            |                                   |                                      |                                | Bit 3  | Bit 2          | Bit 1   | Bit 0   | P      |
|             |                             | W             | Bit 27                               | Bit 26                            | Bit 25                               | Bit 24                         |        |                |         |         |        |
| A           | Data Register (DREG)        | R             | Internal Data Register (8 Byte FIFO) |                                   |                                      |                                |        |                |         |         | P      |
|             |                             | W             | Bit 7                                | Bit 6                             | Bit 5                                | Bit 4                          | Bit 3  | Bit 2          | Bit 1   | Bit 0   |        |
| B           | Temporary Register (TEMP)   | R             | Temporary Data (Input: From SCSI)    |                                   |                                      |                                |        |                |         |         | P      |
|             |                             | W             | Temporary Data (Output: To SCSI)     |                                   |                                      |                                |        |                |         |         |        |
| C           | Transfer Counter High (TCH) | R             | Transfer Counter High (MSB)          |                                   |                                      |                                |        |                |         |         | P      |
|             |                             | W             | Bit 23                               | Bit 22                            | Bit 21                               | Bit 20                         | Bit 19 | Bit 18         | Bit 17  | Bit 16  |        |
| D           | Transfer Counter Mid (TCM)  | R             | Transfer Counter Middle (2nd Byte)   |                                   |                                      |                                |        |                |         |         | P      |
|             |                             | W             | Bit 15                               | Bit 14                            | Bit 13                               | Bit 12                         | Bit 11 | Bit 10         | Bit 9   | Bit 8   |        |
| E           | Transfer Counter Low (TCL)  | R             | Transfer Counter Low (LSB)           |                                   |                                      |                                |        |                |         |         | P      |
|             |                             | W             | Bit 7                                | Bit 6                             | Bit 5                                | Bit 4                          | Bit 3  | Bit 2          | Bit 1   | Bit 0   |        |
| F           | External Buffer (EXBF)      | R             | External Buffer                      |                                   |                                      |                                |        |                |         |         | P      |
|             |                             | W             | Bit 7                                | Bit 6                             | Bit 5                                | Bit 4                          | Bit 3  | Bit 2          | Bit 1   | Bit 0   |        |

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise specified)

### SCSI Bus Pins

| Parameter              | Designator | Condition                            | Values |      |      | Unit    |
|------------------------|------------|--------------------------------------|--------|------|------|---------|
|                        |            |                                      | Min.   | Typ. | Max. |         |
| Input Voltage          | $V_{IH}$   |                                      | 2.0    |      | 5.25 | V       |
|                        | $V_{IL}$   |                                      | 0.0    |      | 0.8  | V       |
| Input Current          | $I_{IH}$   | $V_{IH} = 5.25V$                     |        |      | 10   | $\mu A$ |
|                        | $I_{IL}$   | $V_{IL} = 0.0V$                      |        |      | -10  | $\mu A$ |
| Output Voltage         | $V_{OL}$   | $V_{DD} = 4.75V$<br>$I_{OL} = 48 mA$ |        |      | 0.5  | V       |
| Input Hysteresis Width | $V_{HW}$   |                                      | 0.2    |      |      | V       |

### Other than SCSI Bus Pins

| Parameter                    | Designator | Condition                    | Values         |      |                | Unit    |
|------------------------------|------------|------------------------------|----------------|------|----------------|---------|
|                              |            |                              | Min.           | Typ. | Max.           |         |
| Input Voltage                | $V_{IH}$   |                              | 2.2            |      | $V_{DD} + 0.3$ | V       |
|                              | $V_{IL}$   |                              | $V_{SS} - 0.3$ |      | 0.8            | V       |
| Output Voltage               | $V_{OH}$   | $I_{OH} = -0.4mA$            | 4.2            |      | $V_{DD}$       | V       |
|                              | $V_{OL}$   | $I_{OL} = 3.2mA$             | $V_{SS}$       |      | 0.4            | V       |
| Input Leakage Current        | $I_{LIH}$  | $V_{IH} = 5.25V$             |                |      | 10             | $\mu A$ |
|                              | $I_{LIL}$  | $V_{IL} = 0.0V$              |                |      | -10            | $\mu A$ |
| Input/Output Leakage Current | $I_{LIH}$  | $V_{IH} = 5.25V$             |                |      | 10             | $\mu A$ |
|                              | $I_{LIL}$  | $V_{IL} = 0.0V$              |                |      | -10            | $\mu A$ |
| Supply Current               | $I_{DD}$   | 10 MHz Clock<br>Outputs Open |                |      | 30             | mA      |

$T_A = 0 - 70^\circ C$ ,  $V_{DD} + 5V \pm 5\%$

Continued on following page



**DC CHARACTERISTICS****(Recommended operating conditions unless otherwise specified)****Capacitance**

| Parameter                        | Designator | Condition  | Values |      |      | Unit |
|----------------------------------|------------|--|--------|------|------|------|
|                                  |            |  | Min.   | Typ. | Max. |      |
| Input pin capacitance            | $C_{IN}$   | $T_A = 25^\circ\text{C}$ , $V_{DD} = V_I = \text{OV}$ ,<br>$f = 1\text{MHz}$ |        |      | 9    | pF   |
| Output capacitance               | $C_{OUT}$  | $T_A = 25^\circ\text{C}$ , $V_{DD} = V_I = \text{OV}$ ,<br>$f = 1\text{MHz}$ |        |      | 9    | pF   |
| I/O pin capacitance <sup>2</sup> | $C_{I/O}$  | $T_A = 25^\circ\text{C}$ , $V_{DD} = V_I = \text{OV}$ ,<br>$f = 1\text{MHz}$ |        |      | 11   | pF   |
| I/O pin capacitance <sup>3</sup> | $C_{I/O}$  | $T_A = 25^\circ\text{C}$ , $V_{DD} = V_I = \text{OV}$ ,<br>$f = 1\text{MHz}$ |        |      | 30   | pF   |


**Notes:** <sup>1</sup>SCSI bus Pins are DB7–DB0, DBP, RST, SEL, I/O, C/D, MSG, ATN, REQ, ACK, and BSY.

<sup>2</sup>For all I/O pins except SCSI bus pins.


<sup>3</sup>For SCSI bus pins only (see note 1).

## AC CHARACTERISTICS


SCSI signal timing chart is described as follows:



- Notes:** 1 Output "L"  
 2 No device is outputting "L".  
 3 The other device is outputting "L".




| Clock                 |            |        |      |      |      |
|-----------------------|------------|--------|------|------|------|
| Parameter             | Designator | Values |      |      | Unit |
|                       |            | Min.   | Typ. | Max. |      |
| Clock cycle time      | $t_{CLF}$  | 100    |      | 200  | ns   |
| Clock "H" Pulse width | $t_{CHCL}$ | 50     |      |      | ns   |
| Clock "L" Pulse width | $t_{CLCH}$ | 40     |      |      | ns   |



| Hardware Reset    |            |        |      |      |      |
|-------------------|------------|--------|------|------|------|
| Parameter         | Designator | Values |      |      | Unit |
|                   |            | Min.   | Typ. | Max. |      |
| Reset Pulse Width | $t_{RSTW}$ | 50     |      |      | ns   |


## AC CHARACTERISTICS (Continued)

### Register Write (except EXBF)



| Register Write             |            |        |      |      |      |
|----------------------------|------------|--------|------|------|------|
| Parameter                  | Designator | Values |      |      | Unit |
|                            |            | Min.   | Typ. | Max. |      |
| Address set-up             | $t_{AWS}$  | 35     |      |      | ns   |
| Address hold               | $t_{AWH}$  | 5      |      |      | ns   |
| CS set-up                  | $t_{CWS}$  | 20     |      |      | ns   |
| CS hold                    | $t_{CWH}$  | 10     |      |      | ns   |
| Data bus set-up            | $t_{DWS}$  | 25     |      |      | ns   |
| Data bus hold              | $t_{DWH}$  | 20     |      |      | ns   |
| WT Pulse width             | $t_{WT}$   | 50     |      |      | ns   |
| Data bus valid → DPO valid | $t_{DPV}$  |        |      | 55   | ns   |

Note: 1 WTG is input at the same timing as WT or held to "H".


**AC CHARACTERISTICS (Continued)****Register Write (EXBF)**

| Register Write                                  |            |        |      |      |      |
|---|------------|--------|------|------|------|
| Parameter                                       | Designator | Values |      |      | Unit |
|   |            | Min.   | Typ. | Max. |      |
| Address set-up                                  | $t_{AWSE}$ | 35     |      |      | ns   |
| Address hold                                    | $t_{AWHE}$ | 5      |      |      | ns   |
| $\overline{CS}$ set-up                          | $t_{CWSE}$ | 20     |      |      | ns   |
| $\overline{CS}$ hold                            | $t_{CWHE}$ | 10     |      |      | ns   |
| WTG <sup>1</sup> "L" → DMA pulse output valid   | $t_{WLHD}$ |        |      | 55   | ns   |
| WTG <sup>1</sup> "H" → DMA pulse output invalid | $t_{WHHD}$ | 10     |      |      | ns   |
| MPU data bus → DMA bus delay                    | $t_{DHD}$  |        |      | 50   | ns   |

Note: 1  $\overline{WTG}$  is input at the same timing as  $\overline{WT}$  or held to "H".

## AC CHARACTERISTICS (Continued)

### Register Read (except EXBF)




| Register Read                 |            |           |      |      |      |
|-------------------------------|------------|-----------|------|------|------|
| Parameter                     | Designator | Values    |      |      | Unit |
|                               |            | Min.      | Typ. | Max. |      |
| Address set-up                | $t_{ARS}$  | 35        |      |      | ns   |
| Address hold                  | $t_{ARH}$  | 5         |      |      | ns   |
| CS set-up                     | $t_{CRS}$  | 20        |      |      | ns   |
| CS hold                       | $t_{CRH}$  | 10        |      |      | ns   |
| RDG "L" Data bus output valid | $t_{RLNZ}$ | 10        |      | 40   | ns   |
| RDG "H" Data bus output valid | $t_{RHHZ}$ | 10        |      | 40   | ns   |
| RD "L" Data Valid             | D7-0       | $t_{RLD}$ |      | 70   | ns   |
|                               | DP         |           |      | 85   | ns   |
| RD "H" Data Invalid           | $t_{RHD}$  | 10        |      |      | ns   |
| RD Pulse width                | $t_{RD}$   | 50        |      |      | ns   |
| *1 RDG "L" Data High-Z        | $t_{DPZ}$  | 10        |      | 40   | ns   |
| *1 RDG "H" DPO                | $t_{DPO}$  | 10        |      | 40   | ns   |

Note: 1 = DPO goes to High-Z when both RDG and CS are "L".

## AC CHARACTERISTICS (Continued)

### Register Read (EXBF)




Note: 1 RD is input at the same timing as  $\overline{RDG}$  or held to "H".


| Register Read                          |            |        |      |      |      |
|--|------------|--------|------|------|------|
| Parameter                              | Designator | Values |      |      | Unit |
|  |            | Min.   | Typ. | Max. |      |
| Address set-up                         | $t_{ARSE}$ | 35     |      |      | ns   |
| Address hold                           | $t_{ARHE}$ | 5      |      |      | ns   |
| $\overline{CS}$ set-up                 | $t_{CRSE}$ | 20     |      |      | ns   |
| $\overline{CS}$ hold                   | $t_{CRHE}$ | 10     |      |      | ns   |
| $\overline{RDG}$ "L" → Data bus output | $t_{RLNZ}$ | 10     |      | 40   | ns   |
| $\overline{RDG}$ "H" → Data bus High-Z | $t_{RHHZ}$ | 10     |      | 40   | ns   |
| DMA bus → MPU data bus delay           | $t_{HDD}$  |        |      | 50   | ns   |

## AC CHARACTERISTICS (continued)

### DREG Access Cycle Time




| DREG                   |            |            |      |      |      |
|------------------------|------------|------------|------|------|------|
| Parameter              | Designator | Values     |      |      | Unit |
|                        |            | Min.       | Typ. | Max. |      |
| DREG access cycle time | $t_{DCY1}$ | $2t_{CLF}$ |      |      | ns   |
| DREG access cycle time | $t_{DCY2}$ | $3t_{CLF}$ |      |      | ns   |




| Command Issue Cycle Time        |            |            |      |      |      |
|---------------------------------|------------|------------|------|------|------|
| Parameter                       | Designator | Values     |      |      | Unit |
|                                 |            | Min.       | Typ. | Max. |      |
| SCMD register access cycle time | $t_{CMCY}$ | $4t_{CLF}$ |      |      | ns   |

### AC CHARACTERISTICS (continued)



| Interrupt Reset                         |            |            |      |                 |      |
|---|------------|------------|------|-----------------|------|
| Parameter                               | Designator | Values     |      |                 | Unit |
|   |            | Min.       | Typ. | Max.            |      |
| WT "H" Interrupt output (INTR.INT2) "L" | $t_{WHIR}$ | $t_{CLF}$  |      | $3t_{CLF} + 80$ | ns   |
| INTS register access cycle time         | $t_{IRCY}$ | $4t_{CLF}$ |      |                 | ns   |

### DMA Access Cycle Time




| DMA Access Timing                 |            |            |      |            |      |
|-----------------------------------|------------|------------|------|------------|------|
| Parameter                         | Designator | Values     |      |            | Unit |
|                                   |            | Min.       | Typ. | Max.       |      |
| DREQ "H" → DRESP "H"              | $t_{DRRP}$ | $t_{CLF}$  |      |            | ns   |
| DRESP "H" → DREQ "L"              | $t_{RPDR}$ | 5          |      | 70         | ns   |
| DREQ "L" → DREQ "H"               | $t_{DLDH}$ | 0          |      |            | ns   |
| DRESP Pulse Width                 | $t_{RPSW}$ | 50         |      |            | ns   |
| DRESP Cycle time                  | $t_{RCY1}$ | $2t_{CLF}$ |      |            | ns   |
| DRESP Cycle time                  | $t_{RCY2}$ | $3t_{CLF}$ |      |            | ns   |
| DREQ "L" → DRESP "L" <sup>1</sup> | $t_{DLRP}$ |            |      | $5t_{CLF}$ | ns   |


Note: 1 This parameter is applicable when the data buffer hold function or the Transfer Pause command is used and DREQ goes low asynchronously to DRESP. Under these conditions, data cannot be written to the data buffer until  $t_{DLRP}$  and  $t_{RPSW}$  are satisfied.



**AC CHARACTERISTICS** (continued)




| DMA Bus Output Control   |            |        |      |      |      |
|--------------------------|------------|--------|------|------|------|
| Parameter                | Designator | Values |      |      | Unit |
|                          |            | Min.   | Typ. | Max. |      |
| HIN "H" → DMA bus output | $t_{HIHO}$ | 5      |      | 40   | ns   |
| HIN "L" → DMA bus High-Z | $t_{HIHZ}$ | 5      |      | 40   | ns   |



| DMA Transfer (1) – Data Input from SCSI   |            |        |      |      |      |
|---|------------|--------|------|------|------|
| Parameter                                 | Designator | Values |      |      | Unit |
|   |            | Min.   | Typ. | Max. |      |
| DREQ "H" → Output data <sup>1</sup> valid | $t_{DRDV}$ |        |      | 60   | ns   |
| DRESP "L" → Output data switch            | $t_{RPDV}$ | 15     |      | 90   | ns   |


Note: 1 This parameter is applied when the internal data buffer goes Not Empty from Empty.

**AC CHARACTERISTICS** (continued)



| DMA Transfer – Data Output to SCSI |            |        |      |      |      |
|------------------------------------|------------|--------|------|------|------|
| Parameter                          | Designator | Values |      |      | Unit |
|                                    |            | Min.   | Typ. | Max. |      |
| Input data set up                  | $t_{HDBS}$ | 20     |      |      | ns   |
| Input data hold                    | $t_{HDBH}$ | 20     |      |      | ns   |


**Selection (1) Initiator (with Arbitration)**



| Selection (1) Initiator (with Arbitration) |            |                  |      |                      |      |
|--|------------|------------------|------|----------------------|------|
| Item                                       | Symbol     | Min.             | Typ. | Max.                 | Unit |
| Bus free → BSY 'L'                         | $t_{BFBL}$ | $(6+n) t_{CLF}$  |      | $(7+n) t_{CLF} + 80$ | ns   |
| BSY 'L' - sends its own ID bit             | $t_{BLID}$ | 10               |      | 60                   | ns   |
| BSY 'L' → SEL 'L'                          | $t_{BLSL}$ | $32t_{CLF} - 40$ |      | $32t_{CLF} + 30$     | ns   |
| SEL 'L' → ID, ATN send                     | $t_{SIDA}$ | $11t_{CLF} - 30$ |      | $11t_{CLF} + 60$     | ns   |
| ID send → BSY 'H'                          | $t_{IDBH}$ | $2t_{CLF} - 60$  |      | $2t_{CLF} + 30$      | ns   |
| BSY 'L' → SEL 'H' ID hold                  | $t_{BLSH}$ | $2t_{CLF}$       |      | $3t_{CLF} + 120$     | ns   |

Note: 1 TCL register setting


### Selection (2) Initiator (without Arbitration)



| Selection (2) Initiator (without Arbitration) |            |                  |      |                       |      |
|---|------------|------------------|------|-----------------------|------|
| Item  | Symbol     | Min.             | Typ. | Max.                  | Unit |
| Bus free → ID send <sup>1</sup>               | $t_{FRID}$ | $(6+n) t_{CLF}$  |      | $(7+n) t_{CLF} + 100$ | ns   |
| ID send → SEL 'L', ATN 'L'                    | $t_{IDSL}$ | $11t_{CLF} - 60$ |      | $11t_{CLF} + 40$      | ns   |
| BSY 'L' → SEL 'H', ID hold                    | $t_{BLSH}$ | $2t_{CLF}$       |      | $3t_{CLF} + 120$      | ns   |

Note: 1 :n = TCL register setting


### Selection (3) Target (with Arbitration)



### Selection (3) Target (with Arbitration)

| Item                        | Symbol     | Min.       | Typ. | Max.             | Unit |
|-----------------------------|------------|------------|------|------------------|------|
| SEL 'L' → BSY 'H'           | $t_{SLBH}$ | 0          |      |                  | ns   |
| ID confirmation → BSY 'H'   | $t_{IDBH}$ | 0          |      |                  | ns   |
| I/O 'H' → BSY 'H'           | $t_{IOHB}$ | 0          |      |                  | ns   |
| <b>BSY 'H' → BSY 'L'</b>    | $t_{BHBL}$ | $4t_{CLF}$ |      | $5t_{CLF} + 80$  | ns   |
| BSY 'L' → SEL 'H'           | $t_{BLSH}$ | 0          |      |                  | ns   |
| BSY 'L' → ID hold           | $t_{BLID}$ | 30         |      |                  | ns   |
| SEL 'H' phase signal output | $t_{SHPH}$ | $3t_{CLF}$ |      | $4t_{CLF} + 100$ | ns   |


### Selection (4) Target (without Arbitration)



#### Selection (4) Target (without Arbitration)

| Item                          | Symbol       | Min.       | Typ. | Max.             | Unit |
|-------------------------------|--------------|------------|------|------------------|------|
| ID confirmation → SEL 'L'     | $t_{IDS\ L}$ | 0          |      |                  | ns   |
| I/O 'H' → SEL 'L'             | $t_{IOHS}$   | 0          |      |                  | ns   |
| SEL 'L' → BSY 'L'             | $t_{SLBL}$   | $2t_{CLF}$ |      | $3t_{CLF} + 100$ | ns   |
| BSY 'L' → SEL 'H'             | $t_{BLSH}$   | 0          |      |                  | ns   |
| BSY 'L' → ID hold             | $t_{BLID}$   | 30         |      |                  | ns   |
| SEL 'H' → phase signal output | $t_{SHPH}$   | $3t_{CLF}$ |      | $4t_{CLF} + 100$ | ns   |


### Reselection (1) Target



| Reselection (1) Target          |            |                  |      |                      |      |
|---------------------------------|------------|------------------|------|----------------------|------|
| Item                            | Symbol     | Min.             | Typ. | Max.                 | Unit |
| Bus free → BSY 'L' 1            | $t_{BFBL}$ | $(6+n) t_{CLF}$  |      | $(7+n) t_{CLF} + 80$ | ns   |
| BSY 'L' – sends its own ID bit  | $t_{BLID}$ | -10              |      | 60                   | ns   |
| BSY 'L' → SEL 'L'               | $t_{BLSL}$ | $32t_{CLF} - 40$ |      | $32t_{CLF} + 30$     | ns   |
| SEL 'L' → ID, phase signal send | $t_{SIDP}$ | $11t_{CLF} - 30$ |      | $11t_{CLF} + 60$     | ns   |
| ID send → BSY 'H'               | $t_{IDBH}$ | $2t_{CLF} - 60$  |      | $2t_{CLF} + 30$      | ns   |
| BSY 'L' → BSY 'L' send          | $t_{BIBO}$ | $2t_{CLF}$       |      | $3t_{CLF} + 90$      | ns   |
| BSY 'L' send → SEL ID hold      | $t_{BOSH}$ | $t_{CLF} - 20$   |      | $t_{CLF} + 60$       | ns   |


Note: 1 n = TCL register setting

## Reselection (2) Initiator



| Reselection (2) Initiator                   |            |            |      |                  |      |
|---|------------|------------|------|------------------|------|
| Item  | Symbol     | Min.       | Typ. | Max.             | Unit |
| SEL 'L' → BSY 'H'                           | $t_{SLBH}$ | 0          |      |                  | ns   |
| ID confirmation → $\overline{BSY}$ 'H'      | $t_{IDBH}$ | 0          |      |                  | ns   |
| I/O 'L' → BSY 'H'                           | $t_{IOLB}$ | 0          |      |                  | ns   |
| $\overline{BSY}$ 'H' → $\overline{BSY}$ 'L' | $t_{BHBL}$ | $4t_{CLF}$ |      | $5t_{CLF} + 80$  | ns   |
| $\overline{BSY}$ 'L' → SEL 'H'              | $t_{BLSH}$ | 0          |      |                  | ns   |
| $\overline{BSY}$ 'L' → ID hold              | $t_{BLID}$ | 30         |      |                  | ns   |
| $\overline{BSY}$ 'L' → I/O signal hold      | $t_{BLIO}$ | 20         |      |                  | ns   |
| SEL 'H' → $\overline{BSY}$ 'L' send stop    | $t_{SHBO}$ | $2t_{CLF}$ |      | $3t_{CLF} + 100$ | ns   |

## Asynchronous Transfer Initiator (1) REQ-ACK Timing



| Asynchronous Transfer Initiator (1) REQ-ACK Timing |            |            |      |                  |      |
|--|------------|------------|------|------------------|------|
| Item   | Symbol     | Min.       | Typ. | Max.             | Unit |
| REQ 'L' → ACK 'L' <sup>3</sup>                     | $t_{RAOL}$ | 15         |      | 90               | ns   |
| ACK 'L' → REQ 'H'                                  | $t_{AOLR}$ | 0          |      |                  | ns   |
| REQ 'H' → ACK 'H' <sup>3</sup>                     | $t_{RAOH}$ | 15         |      | 100              | ns   |
| ACK 'H' → REQ 'L'                                  | $t_{AOHR}$ | 10         |      |                  | ns   |
| REQ 'H' → ACK 'L' <sup>1,3</sup>                   | $t_{RAC1}$ | $2t_{CLF}$ |      | $3t_{CLF} + 120$ | ns   |
| REQ 'L' → ACK 'H' <sup>2,3</sup>                   | $t_{RAC2}$ | $2t_{CLF}$ |      | $3t_{CLF} + 130$ | ns   |

**Notes:** <sup>1</sup>The time for REQ 'H' → ACK 'L' is determined by the longer of ( $t_{RAOH} + t_{AOHR} + t_{RAOL}$ ) and  $t_{RAC1}$ .


<sup>2</sup>Apply for input operations. The time of REQ 'L' → ACK 'H' is determined by the longer of ( $t_{RAOL} + t_{AOLR} + t_{RAOH}$ ) and  $t_{RAC1}$ .

<sup>3</sup>The times assigned in this section do not apply in the following cases:

- (1) For output operations, if the data buffer is empty.
- (2) For input operations, if the data buffer is full.
- (3) During transfer of the first or last byte.
- (4) During input operations, when the SPC automatically sends the  $\overline{ATN}$  signal.




### Asynchronous Transfer Initiator (2) Output Operation




| Asynchronous Transfer Initiator (2) Output Operation |            |               |      |      |      |
|--|------------|---------------|------|------|------|
| Item   | Symbol     | Min.          | Typ. | Max. | Unit |
| I/O 'H' → data bus output                            | $t_{IIDE}$ | 10            |      | 110  | ns   |
| Phase designation → REQ 'L'                          | $t_{PHRL}$ | 100           |      |      | ns   |
| Data bus output confirmation → ACK 'L'               | $t_{DVLD}$ | $2t_{CLF-80}$ |      |      | ns   |
| REQ 'H' → data bus hold                              | $t_{DIVD}$ | 15            |      |      | ns   |
| ACK 'H' → phase change                               | $t_{AHPH}$ | 10            |      |      | ns   |

### Asynchronous Transfer Initiator (3) Input Operation



| Asynchronous Transfer Initiator (3) Input Operation |            |      |      |      |      |
|---|------------|------|------|------|------|
| Item  | Symbol     | Min. | Typ. | Max. | Unit |
| I/O 'L' → data bus output stop                      | $t_{IIDD}$ |      |      | 110  | ns   |
| Phase designation → REQ 'L'                         | $t_{PHRL}$ | 100  |      |      | ns   |
| Data bus confirmation → REQ 'L'                     | $t_{DTSU}$ | 10   |      |      | ns   |
| ACK 'L' → data bus hold                             | $t_{DHLD}$ | 15   |      |      | ns   |
| ACK 'H' → phase change                              | $t_{AHPH}$ | 10   |      |      | ns   |

## Asynchronous Transfer Target (1) REQ-ACK Timing




### Asynchronous Transfer Target (1) REQ-ACK Timing

| Item                     | Symbol     | Min.       | Typ. | Max.             | Unit |
|--------------------------|------------|------------|------|------------------|------|
| REQ 'L' — ACK 'L'        | $t_{ROLA}$ | 0          |      |                  | ns   |
| ACK 'L' → REQ 'H'        | $t_{AROH}$ | 10         |      | 90               | ns   |
| REQ 'H' → ACK 'H'        | $t_{ROHA}$ | 0          |      |                  | ns   |
| ACK 'H' → REQ 'L' *2     | $t_{AROL}$ | 10         |      | 70               | ns   |
| ACK 'H' → REQ 'L' *1, *2 | $t_{RACY}$ | $2t_{CLF}$ |      | $3t_{CLF} + 110$ | ns   |

- Notes:**
- 1 The time for  $\overline{ACK} 'L' \rightarrow \overline{REQ} 'L'$  is determined by the longer of  $(t_{AROH} + t_{ROHA} + t_{AROL})$  and  $t_{RACY}$ .
  - 2 The times assigned in this section do not apply to the following:
    - (1) For output operations, if the data buffer is empty.
    - (2) For input operations, if the data buffer is full.


### Asynchronous Transfer (2) Output Operation



#### Asynchronous Transfer (2) Output Operation


| Item                                   | Symbol     | Min.            | Typ. | Max.             | Unit |
|--|------------|-----------------|------|------------------|------|
| I/O 'L' → data bus output              | $t_{iodE}$ | $7t_{CLF}$      |      | $8t_{CLF} + 110$ | ns   |
| Data bus output confirmation → REQ 'L' | $t_{DVLD}$ | $2t_{CLF} - 80$ |      |                  | ns   |
| ACK 'L' → data bus hold                | $t_{DIVD}$ | 15              |      |                  | ns   |

### Asynchronous Transfer Target (3) Input Operation



| Asynchronous Transfer Target (3) Input Operation |            |      |      |      |      |
|--|------------|------|------|------|------|
| Item   | Symbol     | Min. | Typ. | Max. | Unit |
| I/O 'H' → data bus output stop                   | $t_{IODD}$ |      |      | 60   | ns   |
| Data bus confirmation → $\overline{ACK}$ 'L'     | $t_{DTSU}$ | 10   |      |      | ns   |
| REQ 'H' → data hold                              | $t_{DHLD}$ | 15   |      |      | ns   |

### Synchronous Transfer Initiator (1) REQ/ACK Cycle




| Synchronous Transfer Initiator (1) REQ/ACK Cycle |            |                        |      |      |      |
|--|------------|------------------------|------|------|------|
| Item   | Symbol     | Min.                   | Typ. | Max. | Unit |
| REQ Assertion Period                             | $t_{ROAP}$ | 50                     |      |      | ns   |
| REQ Nonassertion Period                          | $t_{RNAP}$ | 50                     |      |      | ns   |
| REQ cycle time                                   | $t_{RQF1}$ | $t_{CLF}$              |      |      | ns   |
| REQ cycle time                                   | $t_{RQF2}$ | $3t_{CLF}$             |      |      | ns   |
| ACK Assertion Period                             | $t_{AKAP}$ | $t_{CLF} - 10$         |      |      | ns   |
| ACK Nonassertion Period <sup>1</sup>             | $t_{ANAP}$ | $n \cdot t_{CLF} - 30$ |      |      | ns   |

Note: 1 n depends on the TMOD register setting.

| TMOD Register |       |   |
|---------------|-------|---|
| Bit 3         | Bit 2 | n |
| 0             | 0     | 1 |
| 0             | 1     | 2 |
| 1             | 0     | 3 |
| 1             | 1     | 4 |

### Synchronous Transfer Initiator (2) REQ/ACK Timing



| Synchronous Transfer Initiator (2) REQ/ACK Timing |            |                |      |                  |      |
|---|------------|----------------|------|------------------|------|
| Item  | Symbol     | Min.           | Typ. | Max.             | Unit |
| ACK Assertion delay time <sup>1</sup>             | $t_{ADL1}$ | $3t_{CLF}$     |      | $4t_{CLF} + 100$ | ns   |
| REQ 'L' → DREQ 'H' <sup>2</sup>                   | $t_{RLDR}$ | $t_{CLF} + 50$ |      | $3t_{CLF} + 60$  | ns   |
| ACK Assertion delay time <sup>2,3</sup>           | $t_{ADL2}$ | $3t_{CLF}$     |      | $4t_{CLF} + 120$ | ns   |


**Notes:** <sup>1</sup>Apply to output operations and to input operations when the maximum offset value is 4 or less.

<sup>2</sup>Apply to input operations.

<sup>3</sup>Apply to input operations when the maximum offset value is 5.8.

This is the minimum time after receiving the DRESP of byte N, until the ACK of byte N is transferred. In this case, the minimum time required from receiving the REQ of byte N until transferring the ACK of byte N is  $t_{RLDR} + (\text{DRESP assertion time } x) + t_{ADL2}$ .

### Synchronous Transfer Initiator (3) Output Operation






| <b>Synchronous Transfer Initiator (3) Output Operation (Continued)</b> |               |                        |             |             |             |
|--|---------------|------------------------|-------------|-------------|-------------|
| <b>Item</b>  | <b>Symbol</b> | <b>Min.</b>            | <b>Typ.</b> | <b>Max.</b> | <b>Unit</b> |
| $\overline{I/O}$ 'H' → data bus output                                 | $t_{IDE}$     | 10                     |             | 110         | ns          |
| Phase designation → $\overline{REQ}$ 'L'                               | $t_{PHRQ}$    | 100                    |             |             | ns          |
| Data bus output <sup>1</sup>   | $t_{DVA1}$    | $2t_{CLF} - 70$        |             |             | ns          |
| confirmation → $\overline{ACK}$ 'L' <sup>2</sup>                       | $t_{DVA2}$    | $n \cdot t_{CLF} - 60$ |             |             |             |
| $\overline{ACK}$ 'L' → data bus hold                                   | $t_{AKDH}$    | $t_{CLF} - 20$         |             |             | ns          |
| $\overline{ACK}$ 'H' → phase change                                    | $t_{AHPH}$    | 10                     |             |             | ns          |

**Notes:** 1 n depends on the TMOD register setting.

2 The time from data bus output confirmation to  $\overline{ACK}$  'L' is set by the shorter of  $t_{DVA1}$  and  $t_{DVA2}$ .

| <b>TMOD Register</b> |              |          |
|----------------------|--------------|----------|
| <b>Bit 3</b>         | <b>Bit 2</b> | <b>n</b> |
| 0                    | 0            | 1        |
| 0                    | 1            | 2        |
| 1                    | 0            | 3        |
| 1                    | 1            | 4        |


## Synchronous Transfer Initiator (4) Input Operation



### Synchronous Transfer Initiator (4) Input Operation

| Item  | Symbol     | Min. | Typ. | Max. | Unit |
|---|------------|------|------|------|------|
| $\overline{I/O}$ 'H' → data bus output stop | $t_{IIDD}$ |      |      | 110  | ns   |
| Phase designation → REQ'L'                  | $t_{PHRQ}$ | 100  |      |      | ns   |
| Data bus confirmation → REQ'L'              | $t_{DTSU}$ | 10   |      |      | ns   |
| ACK 'L' → data bus hold                     | $t_{DHLD}$ | 40   |      |      | ns   |
| ACK 'H' → phase change                      | $t_{AHPH}$ | 10   |      |      | ns   |

### Synchronous Transmission Target (1) REQ/ACK Synchronization




| Synchronous Transmission Target (1) REQ/ACK Synchronization |            |                 |      |      |      |
|---|------------|-----------------|------|------|------|
| Item  | Symbol     | Min.            | Typ. | Max. | Unit |
| REQ Assertion Period  | $t_{RQAP}$ | $t_{CLF} - 10$  |      |      | ns   |
| REQ Non Assertion Period                                    | $t_{RNAP}$ | $nt_{CLF} - 30$ |      |      |      |
| ACK Assertion Period  | $t_{AKAP}$ | 50              |      |      |      |
| ACK Non Assertion Period                                    | $t_{ANAP}$ | 50              |      |      |      |
| ACK Cycle Time (1)  | $t_{AKF1}$ | $t_{CLF}$       |      |      |      |
| ACK Cycle Time (2)  | $t_{AKF2}$ | $3t_{CLF}$      |      |      |      |

n is set by the TMOD register.

| TMOD Register |       |   |
|---------------|-------|---|
| Bit 3         | Bit 2 | n |
| 0             | 0     | 1 |
| 0             | 1     | 2 |
| 1             | 0     | 3 |
| 1             | 1     | 4 |


### Synchronous Transmission Target (2) REQ/ACK Timing



| Synchronous Transmission Target (2) REQ/ACK Timing |            |            |      |                |      |
|--|------------|------------|------|----------------|------|
| Item   | Symbol     | Min.       | Typ. | Max.           | Unit |
| REQ Propagation delay time (skew) <sup>1</sup>     | $t_{RDLY}$ | $3t_{CLF}$ |      | $4t_{CLF}+100$ | ns   |

Note: <sup>1</sup> Minimum time required when the maximum offset value is set to  $m$  ( $m = 1$  to  $8$ ) from receiving ACK signal for byte  $N-m$  to transmitting the REQ signal for byte  $N$ . The above timing diagram shows the case where the result of sending REQ for byte  $N-1$  and the offset amount, namely the number of the preceding REQ transmitted, continues up to the maximum offset value of  $m$  after which REQ is deasserted.

### Synchronous Transmission Target (3) Output Operation



| Synchronous Transmission Target (3) Output Operation |            |               |      |                |      |
|--|------------|---------------|------|----------------|------|
| Item   | Symbol     | Min.          | Typ. | Max.           | Unit |
| I/O "L" → data bus output                            | $t_{IODE}$ | $7t_{CLF}$    |      | $8t_{CLF}+110$ | ns   |
| Data bus output settles                              | $t_{DVR1}$ | $2t_{CLF}-70$ |      | —              |      |
| → REQ "L" <sup>1,2</sup>                             | $t_{DVR2}$ | $nt_{CLF}-60$ |      | —              |      |
| I/O "L" → data bus hold                              | $t_{RODH}$ | $t_{CLF}-20$  |      | —              |      |


Notes: <sup>1</sup> n is set by the TMOD register.

<sup>2</sup> The time from data bus output setting to  $\overline{ACK}$  going 'L' is the shorter of the time  $t_{DVA1}$  and  $t_{DVA2}$ .

TMOD Register

| Bit 3 | Bit 2 | n |
|-------|-------|---|
| 0     | 0     | 1 |
| 0     | 1     | 2 |
| 1     | 0     | 3 |
| 1     | 1     | 4 |


## Synchronous Transmission Target (4) Input Operation



### Synchronous Transmission Target (4) Input Operation


| Item   | Symbol            | Min. | Typ. | Max. | Unit |
|--|-------------------|------|------|------|------|
| $\overline{\text{I/O}}$ "H" → data bus output disabled | $t_{\text{IODD}}$ | —    |      | 60   | ns   |
| Data bus output settles → $\overline{\text{ACK}}$ "L"  | $t_{\text{DTSU}}$ | 10   |      | —    |      |
| $\overline{\text{ACK}}$ "L" → data bus hold            | $t_{\text{DHLD}}$ | 40   |      | —    |      |

### Bus Free (1) Arbitration Failure




| Bus Free (1) Arbitration Failure  |            |                |      |                 |      |
|---|------------|----------------|------|-----------------|------|
| Item  | Symbol     | Min.           | Typ. | Max.            | Unit |
| Arbitration start → BSY "H" and ID bit transmission stops <sup>1</sup>            | $t_{PBCR}$ | $32t_{CLF}-30$ |      | $32t_{CLF}+60$  | ns   |
| SEL "L" by other bus devices → BSY "H" and ID bit transmission stops <sup>1</sup> | $t_{SBCR}$ | $2t_{CLF}$     |      | $32t_{CLF}+130$ |      |

### Bus Free (2) Selection/Reselection Timeout




| Bus Free (2) Selection/Reselection Timeout      |            |      |                |      |      |
|---|------------|------|----------------|------|------|
| Item  | Symbol     | Min. | Typ.           | Max. | Unit |
| Timeout Interrupt set → SEL "H" and bus cleared | $t_{IRCR}$ | —    | $3t_{CLF}+130$ |      | ns   |

### Bus Free (3) Enable



| Bus Free (3) Enable   |            |      |      |                |      |
|-----------------------|------------|------|------|----------------|------|
| Item                  | Symbol     | Min. | Typ. | Max.           | Unit |
| BSY "H" → bus cleared | $t_{BHCR}$ | —    |      | $5t_{CLF}+120$ | ns   |

### Bus Free (4) Target



| Bus Free (4) Target                      |            |      |                |      |      |
|--|------------|------|----------------|------|------|
| Item                                     | Symbol     | Min. | Typ.           | Max. | Unit |
| Bus release command Issued → BSY "H"     | $t_{BRBH}$ | —    | $3t_{CLF}+100$ |      | ns   |
| Bus release command Issued → bus cleared | $t_{BRCR}$ |      | $3t_{CLF}+130$ |      |      |




## AC Characteristics


$T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{DD} = +5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$

Non-SCSI Pins



| Pin Name                    | $C_L$ | Unit |
|-----------------------------|-------|------|
| INTR, INT2, DREQ            | 60    | pF   |
| DPO                         | 65    |      |
| D7 – D0, DP, HDB7 – O, HDBP | 85    |      |



## SCSI Pins




# PACKAGE DIMENSIONS





# PACKAGE DIMENSIONS

## 84-Lead Plastic Leaded Chip Carrier



### 84-LEAD PLASTIC LEADED CHIP CARRIER (CASE NO.: LCC-84P-M01)



No.: LEAD No.  
 Dimensions in inches  
 (millimeters)