

FT28HC256 EEPROM 256K (32Kx8)

Features

- Fast Read Access Time 70 ns
- Automatic Page Write Operation
 - Internal Address and Data Latches for 64 Bytes
 - Internal Control Timer
- Fast Write Cycle Times
 - Page Write Cycle Time: 3 ms or 10 ms Maximum
 - 1 to 64-byte Page Write Operation
- Low Power Dissipation
 - 80 mA Active Current
 - 3 mA Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
 - Endurance: 10⁴ or 10⁵ Cycles
 - Data Retention: 10 Years
- Single 5V \pm 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-wide Pinout
- Full Military and Industrial Temperature Ranges
- Green (Pb/Halide-free) Packaging Option

1. Description

The FT28HC256 is a high-performance electrically erasable and programmable readonly memory. Its 256K of memory is organised as 32,768 words by 8 bits. Manufactured with advanced nonvolatile CMOS technology, the FT28HC256 offers access times to 70 ns with power dissipation of just 440 mW. When the FT28HC256 is deselected, the standby current is less than 5 mA.

The FT28HC256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the address and 1 to 64 bytes of data are internally latched, freeing the addresses and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA Polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.


Force's 28HC256 has additional features to ensure high quality and manufacturability. The device utilises internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.



2. Pin Configurations

Pin Name	Function	1 - 1 - Care and
A0 - A14	Addresses	60
CE	Chip Enable	1.40
ŌĒ	Output Enable	1.1.11
WE	Write Enable	
I/O0 - I/O7	Data Inputs/Outputs	
NC	No Connect	1 million
DC	Don't Connect	1

2.1 28-lead TSOP Top View



2.3 32-pad LCC, 32-lead PLCC Top View

	□ A7	J A12	□ A14	ВС			□ A13		
		e	2	-	N	3	0	1	
A6 🗆	5			0	(1)	(1)	ິ 29		A8
A5 🗆	6						28		A9
A4 🗆	7						27		A11
A3 🗆	8						26		NC
A2 🗆	9						25		OE
A1 🗆	10						24		A10
A0 🗆	11						23		CE
NC 🗆	12						22		I/07
I/O0 □	13 ₄	15	16	17	18	19	റ ²¹	Þ	I/O6
	1/01	I/02 []	GND []	DC	I/03 []	/04 □	I/05 □	-	

Note: PLCC package pins 1 and 17 are Don't Connect.

2.4 28-lead Cerdip/Flatpack/SOIC – Top View


		\bigcirc		1
A14 🗆	1		28	b vcc
A12 🗆	2		27	D WE
A7 🗆	3		26	🗆 A13
A6 🗆	4		25	🗆 A8
A5 🗆	5		24	🗆 A9
A4 🗆	6		23	🗆 A11
A3 🗆	7		22	
A2 🗆	8		21	🗆 A10
A1 🗆	9		20	
A0 🗆	10		19	1/07
I/O0 □	11		18	1/06
I/O1 🗆	12		17	1/05
I/O2 🗆	13		16	1/04
GND 🗆	14		15	1/03

2.2 28-lead PGA Top View

4	3	1	27	26
A6	A7	A14	WE	A13
5	2	28	24	25
A5	A12	VCC	A9	A8
7	6		22	23
A3	A4		OE	A11
9	8		20	21
A1	A2		CE	A10
11	10	14	16	19
I/O0	A0	GND	I/O4	I/O7
12	13	15	17	18
I/O1	I/O2	I/O3	I/O5	I/O6



3. Block Diagram



4. Device Operation

4.1 Read

The FT28HC256 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

4.2 Byte Write

A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

4.3 Page Write

The page write operation of the FT28HC256 allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded the FT28C256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 - A14 inputs. That is, for each WE high to low transition during the page write operation, A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

4.4 DATA Polling

The FT28HC256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.



4.5 Toggle Bit

In addition to DATA Polling the FT28HC256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Testing the toggle bit may begin at any time during the write cycle.

4.6 Data Protection

If precautions are not taken, inadvertent writes to any 5-volt-only nonvolatile memory may occur during transition of the host system power supply. Force has incorporated both hard-ware and software features that will protect the memory against inadvertent writes.

4.6.1 Hardware Protection

Hardware features protect against inadvertent writes to the FT28HC256 in the following ways: (a) V_{CC} sense – if V_{CC} is below 3.8V (typical) the write function is inhibited; (b) V_{CC} power-on delay – once V_{CC} has reached 3.8V the device will automatically time out 5 ms typical) before allowing a write; (c) write inhibit – holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits write cycles; and (d) noise filter – pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

4.6.2 Software Data Protection

A software controlled data protection feature has been implemented on the FT28HC256. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the FT28HC256 is shipped from Force with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to "Software Data Protection" algorithm). After writing the 3-byte command sequence and after t_{WC} the entire FT28HC256 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the FT28HC256. This is done by preceding the data to be written by the same 3-byte command sequence.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the FT28HC256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. It should also be noted that the data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the three byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t_{WC} , read operations will effectively be polling operations.

4.7 Device Identification

An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

4.8 Optional Chip Erase Mode

The entire device can be erased using a 6-byte software code. Please see "Software Chip Erase" application note for details.



5. DC and AC Operating Range

		FT28HC256-70	FT28HC256-90	FT28HC256-12
Operating	Ind.	-40℃ - 85℃	-40℃ <mark>- 8</mark> 5℃	-40℃ - 85℃
Temperature (Case)	Mil.		-55℃ - 125℃	-55℃ - 125℃
V _{CC} Power Supply	•	5V ±10%	5V ±10%	5V ±10%

6. Operating Modes

Mode	CE	ŌĒ	WE	I/O
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}
Write ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	X	High Z
Write Inhibit	Х	X	V _{IH}	
Write Inhibit	X	V _{IL}	X	
Output Disable	X	V _{IH}	X	High Z
Chip Erase	V _{IL}	V _H ⁽³⁾	V _{IL}	High Z

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC programming waveforms.

3. $V_{H} = 12.0V \pm 0.5V$.

7. Absolute Maximum Ratings*

Temperature under Bias	55℃ to +1 25℃
Storage Temperature	65℃ to +150℃
All Input Voltages (including NC Pins) with Respect to Ground	0.6V to +6.25V
All Output Voltages with Respect to Ground	0.6V to V _{CC} + 0.6V
Voltage on OE and A9 with Respect to Ground	0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

8. DC Characteristics


Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$	$V_{IN} = 0V$ to $V_{CC} + 1V$		10	μA
I _{LO}	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}			10	μA
I _{SB1} V _{CC} Standby Current TTL		FT28HC256-90, -12		3	mA	
	\overline{CE} = 2.0V to V _{CC}	FT28HC256-70		60	mA	
I _{SB2}	V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to V_{CC}	FT28HC256-90, -12		300	μA
I _{cc}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA			80	mA
V _{IL}	Input Low Voltage				0.8	V
V _{IH}	Input High Voltage			2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 6.0 mA			0.45	V
V _{OH}	Output High Voltage	I _{OH} = -4 mA		2.4		V



9. AC Read Characteristics

		FT28HC256-70		FT28C256-90		FT28HC256-12		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay		70	1. 10	90		120	ns
t _{CE} ⁽¹⁾	CE to Output Delay		70		90		120	ns
t _{OE} ⁽²⁾	OE to Output Delay	0	35	0	40	0	50	ns
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	35	0	40	0	50	ns
t _{OH}	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns

10. AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
 - 4. This parameter is characterised and is not 100% tested.



11. Input Test Waveforms and Measurement Level

 $\begin{array}{c|c} AC \\ DRIVING \\ LEVELS \\ t_{R}, t_{F} < 5 \text{ ns} \end{array} \begin{array}{c} 3.0V \\ 1.5V \\ 0.0V \\ \end{array} \begin{array}{c} AC \\ MEASUREMENT \\ LEVEL \\ \end{array}$

12. Output Test Load



13. Pin Capacitance

f = 1 MHz, T = 25℃ ⁽¹⁾

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterised and is not 100% tested.




14. AC Write Characteristics

Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Setup Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{cs}	Chip Select Setup Time	0	1/10	ns
t _{CH}	Chip Select Hold Time	0		ns
t _{WP}	Write Pulse Width (\overline{WE} or \overline{CE})	100		ns
t _{DS}	Data Setup Time	50	1	ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0	15	ns
t _{DV}	Time to Data Valid	NR ⁽¹⁾		


Note: 1. NR = No Restriction.

15. AC Write Waveforms

15.1 WE Controlled



15.2 CE Controlled






16. Page Mode Write Characteristics


Symbol	Parameter		Min	Тур	Max	Units
		FT28HC256		5	10	ms
t _{WC}	Write Cycle Time (option available) Address Setup Time Address Hold Time Data Setup Time Data Hold Time Write Pulse Width	FT28HC256F		2	3	ms
t _{AS}	Address Setup Time		0		1.1	ns
t _{AH}	Address Hold Time		50		11/2	ns
t _{DS}	Data Setup Time		50			ns
t _{DH}	Data Hold Time		0	1	-	ns
t _{WP}	Write Pulse Width		100	1 / 11	1	ns
t _{BLC}	Byte Load Cycle Time			12	150	μs
t _{WPH}	Write Pulse Width High		50	1	1	ns

17. Page Mode Write Waveforms⁽¹⁾⁽²⁾




Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE).
2. OE must be high only when WE and CE are both low.


18. Chip Erase Waveforms







21. Software Protected Write Cycle Waveforms⁽¹⁾⁽²⁾



- Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.
 - 2. $\overline{\text{OE}}$ must be high only when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.




22. Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	0		1/100	ns
t _{OEH}	OE Hold Time	0		140	ns
t _{OE}	OE to Output Delay ⁽²⁾			1.15	ns
t _{WR}	Write Recovery Time	0		111	ns
Notes: 1	These parameters are characterised and not 100% tested		1		

tes: 1. These parameters are characterised and not 100% test

2. See "AC Read Characteristics" on page 6.

23. Data Polling Waveforms




24. Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterised and not 100% tested.

2. See "AC Read Characteristics" on page 6.


25. Toggle Bit Waveforms




- Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.
 - 2. Beginning and ending state of I/O6 will vary.
 - 3. Any address location may be used but the address should not vary.



26. Normalised I_{CC} Graphs



NORMALIZED SUPPLY CURRENT vs.





27. Ordering Information

27.1 Military Dual Marked Package

27.1.1 FT28HC256

t _{ACC}	I _{CC} (mA)				
(ns)	Active Standby		Ordering Code	Package	Operation Range
			FT28HC256-90DMB-AT	28D6	
00			FT28HC256-90FMB-AT	28F	
90	80	80 0.3	FT28HC256-90LMB-AT	32L	(5
			FT28HC256-90UMB-AT	28U	Military 883 M5004
		80 0.3 FT28HC256-12DMB-AT 28D6 FT28HC256-12FMB-AT 28F FT28HC256-12LMB-AT 28F FT28HC256-12LMB-AT 32L FT28HC256-12UMB-AT 28U	FT28HC256-12DMB-AT	28D6	(-55° C to 125° C)
400			28F	1	
120	80		FT28HC256-12LMB-AT	32L	
			FT28HC256-12UMB-AT	28U	

	Package Type					
28D6	28D6 28-lead, 0.600" Wide, Non-windowed, Ceramic Dual Inline Package (Cerdip)					
28F	BF 28-lead, Non-windowed, Ceramic Bottom-brazed Flat Package (Flatpack)					
32L	32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC)					
28U	28-pin, Ceramic Pin Grid Array (PGA)					
	Options					
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms					
E	High Endurance Option: Endurance = 100K Write Cycles					
F	Fast Write Option: Write Time = 3 ms					



27.1.2 FT28HC256E⁽¹⁾

t _{ACC}	I _{CC} (mA)								
(ns)	Active	Standby	Ordering Code	Package	Operation Range				
			FT28HC256E-90DMB-AT	28D6	1 mars				
00	00	0.2	FT28HC256E-90FMB-AT	28F					
90	80	80	80	80	00	0.3	FT28HC256E-90LMB-AT	32L	
			FT28HC256E-90UMB-AT	28U	Military 883 M5004				
			FT28HC256E-12DMB-AT	28D6	(-55° C to 125° C)				
100	00	80 0.3	FT28HC256E-12FMB-AT	28F	(-55 0 10 125 0)				
120	80		FT28HC256E-12LMB-AT	32L					
			FT28HC256E-12UMB-AT	28U	112				

Note: 1. No dual marking for this device.

27.1.3 FT28HC256F

t _{ACC}	I _{cc}	(mA)			1
(ns)	Active	Standby	Ordering Code	Package	Operation Range
			FT28HC256F-90DMB-AT	28D6	
			FT28HC256F-90FMB-AT	28F	
90	80	80 0.3	FT28HC256F-90LMB-AT	32L	
			FT28HC256F-90UMB-AT	28U	Military 883 M5004
			FT28HC256F-12DMB-AT	28D6	(-55° C to 125° C)
100			FT28HC256F-12FMB-AT	28F	
120	80	0.3	FT28HC256F-12LMB-AT	32L	
			FT28HC256F-12UMB-AT	28U	

	Package Type					
28D6	28-lead, 0.600" Wide, Non-windowed, Ceramic Dual Inline Package (Cerdip)					
28F	28-lead, Non-windowed, Ceramic Bottom-brazed Flat Package (Flatpack)					
32L	32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC)					
28U	28-pin, Ceramic Pin Grid Array (PGA)					
	Options					
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms					
E	E High Endurance Option: Endurance = 100K Write Cycles					
F	F Fast Write Option: Write Time = 3 ms					



27.2 Industrial Green Package Option (Pb/Halide-free)

27.2.1 FT28HC256

t _{ACC}	I _{CC} (mA)		I _{cc} (mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
			FT28HC256-70JU-AT	32J		
70	80	0.3	FT28HC256-70SU-AT	28S	1 1 1 1 2	
			FT28HC256-70TU-AT	28T		
	80			FT28HC256-90JU-AT	32J	
90		0.3	FT28HC256-90SU-AT	28S	Industrial (-40° C to 85° C)	
			FT28HC256-90TU-AT	28T	(-40 0 10 85 0)	
			FT28HC256-12JU-AT	32J		
120	80	0.3	FT28HC256-12SU-AT	28S		
			FT28HC256-12TU-AT	28T		

27.2.2 FT28HC256E

t _{ACC}	l _{cc} (mA)		8 4		A			
(ns)	Active	Standby	Ordering Code	Package	Operation Range			
			FT28HC256E-90JU-AT	32J				
90	90 80	0.3	FT28HC256E-90SU-AT	28S				
				FT28HC256E-90TU-AT	28T	Industrial		
					7	FT28HC256E-12JU-AT	32J	(-40° C to 85° C)
120	80	80 0.3	FT28HC256E-12SU-AT	28S				
			FT28HC256E-12TU-AT	28T				

27.2.3 FT28HC256F

t _{ACC}			cc I _{cc} (mA)		4	
(ns)			Ordering Code	Package	Operation Range	
			FT28HC256F-90JU-AT	32J	la due tatel	
90	90 80	80 0.3	FT28HC256F-90SU-AT	28S	Industrial (-40° C to 85° C)	
			FT28HC256F-90TU-AT	28T		

	Package Type						
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)						
28S	28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)						
28T	28-lead, Plastic Thin Small Outline Package (TSOP)						
	Options						
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms						
Е	High Endurance Option: Endurance = 100K Write Cycles						
F	F Fast Write Option: Write Time = 3 ms						

27.3 Ordering Information Note

Previous datasheets included the low power suffixes L, LE and LF on the FT28HC256 for 120 ns and 90 ns speeds. The low power parameters are now standard; therefore, the L, LE and LF suffixes are no longer required.




27.4 Die Products

Contact Force Sales for die sales options.




28. Packaging Information

28.1 28D6 - Cerdip






28.2 28F – Flatpack






28.3 32J - PLCC






28.4 32L - LCC






28.5 28S - SOIC






28.6 28T - TSOP





28.7 28U – PGA





Monolithic Devices-Product Flow Matrix

The device shall be screened as specified in the table below. NON-COMPLIANT but in accordance with Mil-Std-883. Manufactured batches shall have Lots tests carried out in accordance with Mil-Std-883 (Mil-M-38535) All manufacturing is carried out at DSCC approved facilities.

Screening	Method	/C	/I	/ B (5004)	/ B05 (5005)	QA test condition	UpScreen only
Visual Inspection Kit	Incoming and Outgoing Inspection Procedures	100%	100%	100%	100%		100%
Temperature Cycling				100%	100%	1010, test condition C	-
Centrifuge					100%	2001E	-
Constant acceleration				100%	100%	2001, test condition E (min)Y1 orientation	-
Seal a. Fine b. Gross			100%	100%	100%	1014 Cond A or B Cond C	-
Visual inspection				100%	100%	FT WIP documentation	100%
Interim (pre-BI)Electrical	In accordance with applicable device specification. or as defined in QM p4.1.1		4	100%	100%	8	100%
Burn-in test	Dynamic			100%	100%	1015, 160 hours at 125°C minimum	-
Percentage defective allowable (PDA) calculation	Review			5%	QCI	1	-
Final GrpA Electrical Tests A)Static Tests: 25oC (subgrp.1) Max.& Min. subgrp 2,3) B) Dynamic (Linear devices) 25oC (subgrp.4) Max.& Min. subgrp 5,6) C)Functional 25oC (subgrp.7) Max.& Min. subgrp 8) D) Switching (Digital devices) 25oC (subgrp.9) Max.& Min. subgrp 10,11)	In accordance with applicable device specification. or as defined in QM p4.1.1	100%	100% -40oC +85oC	100% -55oC +125oC	100% -55oC +125oC	5005 p2	100% Tmin Tmax
External Visual			100%	100%	100%	2009	100%
Group B					100%	2015/2003/2011	-
Group C					100%	1005	-
Group D			1	\bigcirc	100%	2016/2004/1014/1011/ 1010/1004/2002/2007/ 2001/1009/1018/2025/2024	-
Marking & Inspect	As FT WIP documentation	100%	//	100%	100%		100%
Data Preparation	As FT QA documentation	100%	~	100%	100%		100%
Dry Bake store/ship	As FT WIP documentation	100%		100%	100%	JEDEC	100%

Note. Suffix code

 /C =
 Parts are assembled and tested to Commercial temperature 0oC to +70oC

 /I
 =
 Parts are assembled and tested to Extended temperature -40oC to +85oC

 /B =
 Parts are Based on METHOD 5004 screening procedures and Mil-Std-883F Test methods.

 /B5
 =
 Parts are Based on Control Procedures for : GroupA (Electrical) GroupB (Environmental) GroupD (Die related) GroupD (Package related) Tests. It is based on METHOD 5005 Conformance procedures and Mil-Std-883F Test methods



Ashley Crt, Henley, Marlborough, Wilts, SN8 3RH UK Tel: +44(0)1264 731200 Fax:+44(0)1264 731444 E-mail

sales@forcetechnologies.co.uk

www.forcetechnologies.co.uk

Unless otherwise stated in this SCD/Data sheet, Force Technologies Ltd reserve the right to make changes, without notice, in the products, Includ -ing circuits, cells and/or software, described or contained herein in order to improve design and/or performance. Force Technologies resumes no responsibility or liability for the use of any of these products, conveys no licence or any title under patent, copyright, or mask work to these products, and makes no representation or warranties that these products are free f rom patent, copyright or mask work infringement, unless otherwise specified.

Life Support Applications

Force Technologies products are not designed for use in life support appliances, devices or systems where malfunction of a Force Technologies product can reasonably be expected to result in a personal injury. Force Technologies customers using or selling Force Technologies products for use in such applications do so at their own risk and agree to fully indemnify Force Technologies for any damages resulting from such improper use or sale.

All trademarks acknowledged

Copyright Force Technologies Ltd 2010