

Silicon Carbide Junction Transistor/Schottky Diode Co-pack

Features

- 175°C Maximum Operating Temperature
- · Gate Oxide free SiC switch
- Exceptional Safe Operating Area
- Integrated SiC Schottky Rectifier
- Excellent Gain Linearity
- Temperature Independent Switching Performance
- Low output capacitance
- Positive temperature co-efficient of R_{DS,ON}
- Suitable for connecting an anti-parallel diode

Advantages

- Compatible with Si MOSFET/IGBT Gate Drive ICs
- > 20 µs Short-Circuit Withstand Capability
- Lowest-in-class Conduction Losses
- High Circuit Efficiency
- Minimal Input Signal distortion
- High Amplifier Bandwidth
- Reduced cooling requirements
- Reduced system size





 V_{DS}

R_{DS(ON)}

 I_D (Tc = 25°C)

h_{FE (Tc = 25°C)}

SOT-227

Applications

- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

Maximum Ratings at T_j = 175 °C, unless otherwise specified

Parameter	Symbol	Conditions	Values	Unit
SiC Junction Transistor				
Drain – Source Voltage	V _{DS}	$V_{GS} = 0 V$	1200	V
Continuous Drain Current	I _D	T _{C,MAX} = 95 °C	50	А
Gate Peak Current	I _{GM}		10	А
Turn-Off Safe Operating Area	RBSOA	T_{VJ} = 175 °C, I _G = 1 A, Clamped Inductive Load	I _{D,max} = 50 @ V _{DS} ≤ V _{DSmax}	А
Short Circuit Safe Operating Area	SCSOA	T_{VJ} = 175 °C, I_G = 1 A, V_{DS} = 800 V, Non Repetitive	20	μs
Reverse Gate – Source Voltage	V _{SG}		30	V
Reverse Drain – Source Voltage	V _{SD}		25	V
Power Dissipation	P _{tot}	T _C = 95 °C	67	W
Storage Temperature	T _{stg}		-55 to 175	°C
Free-wheeling Silicon Carbide diode				
DC-Forward Current	I _F	T _C ≤ 150 °C	50	А
Non Repetitive Peak Forward Current	I _{FM}	T _C = 25 °C, t _P = 10 μs	1625	А
Surge Non Repetitive Forward Current	I _{F,SM}	t_P = 10 ms, half sine, T_c = 25 °C	350	А
Thermal Characteristics				
Thermal resistance, junction - case	R _{thJC}	SiC Junction Transistor	1.19	°C/W
Thermal resistance, junction - case	R _{thJC}	SiC Diode	1.19	°C/W

Machanical Dranautica		Values			
Mechanical Properties		min. typ. max			
Mounting Torque	M _d		1.5		Nm
Terminal Connection Torque		1.3		1.5	Nm
Weight			29		g
Case Color		Black			
Dimensions		38 x 25.4 x 12 mm			

GA50SICP12-227

=

=

=

1200 V

25 mΩ

100 A

100



GA50SICP12-227

Electrical Characteristics at T_j = 175 °C, unless otherwise specified

Parameter	Symbol	Conditions	Values		Unit		
Falameter	Symbol	Conditions	min.	typ.	max.	- Unit	
SJT On-State Characteristics							
		I _D = 50 A, I _G = 1000 mA, T _j = 25 °C		25			
Drain – Source On Resistance	R _{DS(ON)}	$I_D = 50 \text{ A}, I_G = 2000 \text{ mA}, T_j = 125 \text{ °C}$		30		mΩ	
		I_D = 50 A, I_G = 4000 mA, T_j = 175 °C		44			
Gate Forward Voltage	V	I _G = 500 mA, T _j = 25 °C		3.3		V	
Gale I of ward voltage	$V_{GS(FWD)}$	I _G = 500 mA, T _j = 175 °C		3.1		v	
DC Current Gain	h _{FE}	V_{DS} = 5 V, I_D = 50 A, T_j = 25 °C V_{DS} = 5 V, I_D = 50 A, T_j = 175 °C		100 TBD			
SJT Off-State Characteristics							
		$V_{R} = 1200 V, V_{GS} = 0 V, T_{j} = 25 °C$		18			
Drain Leakage Current	DSS	$V_R = 1200 V, V_{GS} = 0 V, T_j = 125 °C$		26		μA	
		$V_{R} = 1200 \text{ V}, V_{GS} = 0 \text{ V}, T_{j} = 175 \text{ °C}$		35		4	
Gate Leakage Current	I _{SG}	V _{SG} = 20 V, T _j = 25 °C		20		nA	
SJT Capacitance Characteristics							
Input Capacitance	C _{iss}	V_{GS} = 0 V, V_{D} = 1 V, f = 1 MHz		tbd		pF	
Reverse Transfer/Output Capacitance	C_{rss}/C_{oss}	$V_D = 1 V, f = 1 MHz$		tbd		pF	
SJT Switching Characteristics							
Turn On Delay Time	t _{d(on)}			tbd		ns	
Rise Time	t _r	V _{DD} = 800 V, I _D = 50 A,		tbd		ns	
Turn Off Delay Time	t _{d(off)}	$R_{G(on)} = R_{G(off)} = \text{tbd } \Omega,$		tbd		ns	
Fall Time	t _f	FWD = GB50SLT12,		tbd		ns	
Turn-On Energy Per Pulse	E _{on}	$T_j = 25 ^{\circ}\text{C}$		tbd		μJ	
Turn-Off Energy Per Pulse	E _{off}	Refer to Figure 15 for gate current waveform		tbd		μυ μJ	
Total Switching Energy	Ets	waveloffi		tbd		μυ μJ	
Turn On Delay Time	t _{d(on)}			tbd		μυ	
Rise Time	t _r	V _{DD} = 800 V, I _D = 50 A,		tbd		ns	
Turn Off Delay Time		$R_{G(on)} = R_{G(off)} = \text{tbd } \Omega,$		tbd		ns	
Fall Time	t _{d(off)} t _f	FWD = GB50SLT12,		tbd		ns	
Turn-On Energy Per Pulse	E _{on}	$- T_j = 175 ^{\circ}\text{C}$		tbd		μJ	
Turn-Off Energy Per Pulse	E _{off}	Refer to Figure 15 for gate current		tbd		μJ	
Total Switching Energy	E _{ts}	waveform		tbd		μJ	
Free-wheeling Silicon Carbide Schott		<u> </u>		ισα		μο	
Forward Voltage	V _F	I _F = 50 A, V _{GE} = 0 V,		1.5		V	
ů.		$T_j = 25 ^{\circ}C (175 ^{\circ}C)$					
Diode Knee Voltage	V _{D(knee)}	$T_j = 25 \text{ °C}, I_F = 1 \text{ mA}$		0.8		V	
Peak Reverse Recovery Current	l _{rrm}	$I_F = 50 \text{ A}, V_{GE} = 0 \text{ V}, V_R = 800 \text{ V},$		tbd		A	
Reverse Recovery Time	t _{rr}	-dI _F /dt = 625 A/µs, T _j = 175 °C		tbd		ns	
	t _r	V _{DD} = 800 V, I _D = 50 A,		tbd		ns	
Fall Time		$R_{gon} = R_{goff} = tbd \Omega,$		tbd thal		ns	
Turn-On Energy Loss Per Pulse	Eon	, Tj= 25 °C		tbd		μJ	
Turn-Off Energy Loss Per Pulse	E _{off}			tbd		μJ	
Reverse Recovery Charge	Q _{rr}			tbd tbd		nC	
Rise Time	t _r	-		tbd		ns	
Fall Time	t _f	V_{DD} = 800 V, I_D = 50 A,		tbd		ns	
Turn-On Energy Loss Per Pulse	E _{on}	$R_{gon} = R_{goff} = tbd \ \Omega,$ $T_{j} = 175 \ ^{\circ}C$		tbd		μJ	
Turn-Off Energy Loss Per Pulse	E _{off}			tbd		μJ	
Reverse Recovery Charge	Qrr			tbd		nC	



Figures

TBD

TBD

Figure 1: Typical Output Characteristics at 25 °C

Figure 2: Typical Output Characteristics at 125 °C

TBD

Figure 3: Typical Output Characteristics at 175 °C

Figure 4: Typical Gate Source I-V Characteristics vs. Temperature

TBD

TBD

TBD

Figure 5: Normalized On-Resistance and Current Gain vs. Temperature

Figure 6: Typical Blocking Characteristics





Figure 7: Capacitance Characteristics

TBD

Figure 8: Capacitance Characteristics



Figure 9: Typical Hard-switched Turn On Waveforms

Figure 10: Typical Hard-switched Turn Off Waveforms

TBD

TBD



Figure 11: Typical Turn On Energy Losses and Switching Times vs. Temperature Figure 12: Typical Turn Off Energy Losses and Switching Times vs. Temperature





Figure 13: Typical Turn On Energy Losses vs. Drain Current



Figure 14: Typical Turn Off Energy Losses vs. Drain Current



Figure 15: Typical Gate Current Waveform



Figure 16: Typical Hard Switched Device Power Loss vs. Switching Frequency¹





Figure 17: Power Derating Curve Figure 18: Forward Bias Safe Operating Area
¹ – Representative values based on device switching energy loss. Actual losses will depend on gate drive conditions, device load, and circuit topology.







Figure 19: Turn-Off Safe Operating Area




Figure 21: Typical FWD Forward Characteristics

Figure 20: Transient Thermal Impedance

GA50SICP12-227

Gate Drive Theory of Operation for the GA50SICP12-227

ene

CONDUCTOR

The SJT transistor is a current controlled transistor which requires a positive gate current for turn-on as well as to remain in on-state. An ideal gate current waveform for ultra-fast switching of the SJT, while maintaining low gate drive losses, is shown in Figure 22.




Figure 22: Idealized Gate Current Waveform

Gate Currents, IG,pk/-IG,pk and Voltages during Turn-On and Turn-Off

An SJT is rapidly switched from its blocking state to on-state, when the necessary gate charge, Q_G , for turn-on is supplied by a burst of high gate current, $I_{G,on}$, until the gate-source capacitance, C_{GS} , and gate-drain capacitance, C_{GD} , are fully charged.

$$I_{G,on} * t_1 \ge Q_{gs} + Q_{gd}$$

The $I_{G,pon}$ pulse should ideally terminate, when the drain voltage falls to its on-state value, in order to avoid unnecessary drive losses during the steady on-state. In practice, the rise time of the $I_{G,on}$ pulse is affected by the parasitic inductances, L_{par} in the module and drive circuit. A voltage developed across the parasitic inductance in the source path, L_s , can de-bias the gate-source junction, when high drain currents begin to flow through the device. The applied gate voltage should be maintained high enough, above the $V_{GS,ON}$ level to counter these effects.

A high negative peak current, $-I_{G,off}$ is recommended at the start of the turn-off transition, in order to rapidly sweep out the injected carriers from the gate, and achieve rapid turn-off. While satisfactory turn off can be achieved with $V_{GS} = 0$ V, a negative gate voltage V_{GS} may be used in order to speed up the turn-off transition.

Steady On-State

After the device is turned on, I_G may be advantageously lowered to $I_{G,steady}$ for reducing unnecessary gate drive losses. The $I_{G,steady}$ is determined by noting the DC current gain, h_{FE} , of the device

The desired $I_{G,steady}$ is determined by the peak device junction temperature T_J during operation, drain current I_D , DC current gain h_{FE} , and a 50 % safety margin to ensure operating the device in the saturation region with low on-state voltage drop by the equation:

$$I_{G,steady} \approx \frac{I_D}{h_{FE}(T, I_D)} * 1.5$$






Package Dimensions:

SOT-227

PACKAGE OUTLINE



NOTE

1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.

2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS

Revision History					
Date	Revision	Comments	Supersedes		
2014/08/25	1	Gate Drive Theory Update			
2013/09/12	0	Initial release			

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.



SPICE Model Parameters

This is a secure document. Please copy this code from the SPICE model PDF file on our website (<u>http://www.genesicsemi.com/images/products_sic/igbt_copack/GA50SICP12-227_spice.pdf</u>) into LTSPICE (version 4) software for simulation of the GA50SICP12-227.

```
*
     MODEL OF GeneSiC Semiconductor Inc.
*
     $Revision: 1.1
                                 $
*
                                $
     $Date: 23-JUN-2014
*
*
    GeneSiC Semiconductor Inc.
*
     43670 Trade Center Place Ste. 155
*
     Dulles, VA 20166
*
    http://www.genesicsemi.com/index.php/sic-products/copack
*
*
    COPYRIGHT (C) 2014 GeneSiC Semiconductor Inc.
*
     ALL RIGHTS RESERVED
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
*
* Start of GA50SICP12-227 SPICE Model
.SUBCKT GA50SIPC12 DRAIN GATE SOURCE
Q1 DRAIN GATE SOURCE GA50SIPC12 Q
D1 SOURCE DRAIN GA50SIPC12 D1
D2 SOURCE DRAIN GA50SIPC12 D2
.model GA50SIPC12 Q NPN
+ IS
     5.00E-47
                           ISE
                                     1.26E-28
                                                      ΕG
                                                                 3.2
          100
                                      0.55
+ BF
                                                                 3500
                           BR
                                                      IKF
                           ΝE
                                      2
                                                                 0.9
+ NF
          1
                                                      RB
          0.01
                                     0.011
                                                                 1.75E-09
+ RE
                           RC
                                                      CJC
+ VJC
          3
                           MJC
                                      0.5
                                                      CJE
                                                                 5.57E-09
          3
                           MJE
                                                                 3
+ VJE
                                      0.5
                                                      XTI
+ XTB
       -1.2
                           TRC1
                                      7.00E-03
                                                      MFG GeneSiC Semi
.MODEL GA50SIPC12 D1 D
      1.99E-16
+ IS
                                      0.015652965
                                                                 1
                           RS
                                                      Ν
+ IKF
          1000
                           ΕG
                                      1.2
                                                      XTI
                                                                 3
          0.0042
                           TRS2
                                      1.3E-05
                                                      CJO
                                                                 3.86E-09
+ TRS1
+ VJ
          1.362328465
                           М
                                      0.48198551
                                                      FC
                                                                 0.5
+ TT
          1.00E-10
                           IAVE
                                      50
.MODEL GA50SIPC12 D2 D
+ IS 1.54E-19
                           RS
                                      0.1
                                                                 3.941
                                                      Ν
+ EG
          3.23
                           TRS1
                                      -0.004
                                                      IKF
                                                                 19
                                      0.5
+ XTI
          0
                           FC
                                                      TT
                                                                 \cap
.ENDS
```

* End of GA50SICP12-227 SPICE Model