### Silicon Carbide MOSFET

N-Channel Enhancement Mode

### Features

- G3R<sup>™</sup> Technology +15 V / -5 V Gate Drive
- Superior Q<sub>G</sub> x R<sub>DS(ON)</sub> Figure of Merit
- Low Capacitances and Low Gate Charge
- Normally-Off Stable Operation up to 175°C
- Fast and Reliable Body Diode
- High Avalanche and Short Circuit Ruggedness
- Low Conduction Losses at High Temperatures
- Optimized Package with Separate Driver Source Pin

### Advantages

- Increased Power Density for Compact System
- High Frequency Switching
- Reduced Losses for Higher System Efficiency
- Minimized Gate Ringing
- Improved Thermal Capability
- Superior Cost-Performance Index
- Ease of Paralleing without Thermal Runaway
- Simple to Drive

### Case (D) G G KS KS KS G KS S

T0-263-7



VDS

RDS(ON)(Typ.) =

D (Tc = 100°C) =

# RoHS

1200 V

40 mΩ

53 A

### Applications

- Solar Inverters
- EV/HEV Charging
- Motor Drives
- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- UPS
- Smart Grid Transmission and Distribution
- Induction Heating and Welding

### Absolute Maximum Ratings (At T<sub>c</sub> = 25°C Unless Otherwise Stated)

Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	V <sub>DS(max)</sub>	$V_{GS}$ = 0 V, $I_{D}$ = 100 $\mu$ A	1200	V	
Gate-Source Voltage (Dynamic)	V <sub>GS(max)</sub>		-10 / +20	V	
Gate-Source Voltage (Static)	V <sub>GS(op)</sub>	Recommended Operation	-5 / +15	V	
		T <sub>C</sub> = 25°C, V <sub>GS</sub> = -5 / +15 V	75		
Continuous Forward Current	ID	T <sub>C</sub> = 100°C, V <sub>GS</sub> = -5 / +15 V	53	А	Fig. 15
		Tc = 135°C, V <sub>GS</sub> = -5 / +15 V	39		Fig. 15
Pulsed Drain Current	I <sub>D(pulse)</sub>	t <sub>P</sub> ≤ 10µs, D ≤ 1%, Note 1	140	А	Fig. 14
Power Dissipation	PD	T <sub>c</sub> = 25°C	374	W	Fig. 16
Operating and Storage Temperature	T <sub>j</sub> , T <sub>stg</sub>		-55 to 175	°C	

### Thermal/Package Characteristics

Deremeter	Symbol	Conditions		Values		Ilnit	Note
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
Thermal Resistance, Junction - Case	RthJC			0.33	0.4	°C/W	Fig. 13
Weight	WT			1.45		g	

Note 1: Pulse Width t<sub>P</sub> Limited by T<sub>j(max)</sub>



=

Package




### Electrical Characteristics (At T<sub>c</sub> = 25°C Unless Otherwise Stated)

Devenueter	Cumbal	Oanditiona		Values		11	Mata
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
Drain-Source Breakdown Voltage	V <sub>DSS</sub>	$V_{GS}$ = 0 V, $I_{D}$ = 100 $\mu$ A	1200			V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = 1200 V, $V_{GS}$ = 0 V		1		μA	
Gate Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = 20 V $V_{DS}$ = 0 V, $V_{GS}$ = -10 V			100 -100	nA	
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 10.0 mA V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 10.0 mA, T <sub>j</sub> = 175°C		2.69 2.05		۷	Fig. 9
Transconductance	<b>g</b> fs	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 35 A V <sub>DS</sub> = 10 V, I <sub>D</sub> = 35 A, T <sub>j</sub> = 175°C		14.8 16.7		S	Fig. 4
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 15 V, I <sub>D</sub> = 35 A V <sub>GS</sub> = 15 V, I <sub>D</sub> = 35 A, T <sub>j</sub> = 175°C		40 55	48	mΩ	Fig. 5-8
Input Capacitance	Ciss			2929			
Output Capacitance	Coss	V <sub>DS</sub> = 800 V, V <sub>GS</sub> = 0 V		113		рF	Fig. 11
Reverse Transfer Capacitance	Crss			17.9			
Coss Stored Energy	Eoss	= 1 - 1  witz, vac - 2011  v		45		μJ	Fig. 12
Coss Stored Charge	Qoss			161		nC	
Gate-Source Charge	Qgs	V <sub>DS</sub> = 800 V, V <sub>GS</sub> = -5 / +15 V		30			
Gate-Drain Charge	$Q_{gd}$	I <sub>D</sub> = 35 A		46		nC	Fig. 10
Total Gate Charge	Qg	Per IEC607478-4		106			
Internal Gate Resistance	RG(int)	f = 1 MHz, V <sub>AC</sub> = 25 mV		2.0		Ω	

### Reverse Diode Characteristics


Parameter	Symbol	Conditions	Values			11	Note
		Collutions	Min.	Тур.	Max.	Unit	Note
Diode Forward Voltage	$V_{SD}$	V <sub>GS</sub> = -5 V, I <sub>SD</sub> = 17 A		4.8		V	Fig.
		V <sub>GS</sub> = -5 V, I <sub>SD</sub> = 17 A, T <sub>j</sub> = 175°C		4.3		v	17-18
Continuous Diode Forward Current	ls	V <sub>GS</sub> = -5 V, T <sub>c</sub> = 100°C	33			А	
Diode Pulse Current	I <sub>S(pulse)</sub>	V <sub>GS</sub> = -5 V, Note 1		132		Α	






Aug. 20 Rev 2






## G3R40MT12J 1200 V 40 m $\Omega$ SiC MOSFET






Aug. 20 Rev 2












### Package Dimensions

### TO-263-7 Package Outline



### NOTE

- 1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.



### Compliance

### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

### **REACH Compliance**

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

### Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links	
SPICE Models:	https://www.genesicsemi.com/sic-mosfet/G3R40MT12J/G3R40MT12J_SPICE.zip
PLECS Models:	https://www.genesicsemi.com/sic-mosfet/G3R40MT12J/G3R40MT12J_PLECS.zip
CAD Models:	https://www.genesicsemi.com/sic-mosfet/G3R40MT12J/G3R40MT12J_3D.zip
Gate Driver Reference	: https://www.genesicsemi.com/technical-support
• Evaluation Boards:	https://www.genesicsemi.com/technical-support
Reliability:	https://www.genesicsemi.com/reliability
Compliance:	https://www.genesicsemi.com/compliance
• Quality Manual:	https://www.genesicsemi.com/quality

Revision History			
Date	Revision	Comments	Supersedes
Aug. 25, 2020	Rev 2	Recommended Gate Voltage Changed from +20 V/-5 V to +15 V/-5 V	Rev 1
Jun. 2, 2020	Rev 1	Initial Release	



www.genesicsemi.com/sic-mosfet/

Aug. 20 Rev 2 Copyright© 2020 GeneSiC Semiconductor Inc.

All Rights Reserved.

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155, Dulles, VA 20166; USA Page 9 of 9