

M27512 512K (64K x 8) UV ERASABLE PROM

Military

- Software Carrier Capability
- **Fast Access Time**
 - M27512-20 200 ns
 - M27512-25 250 ns
 - M27512-35 350 ns
- **Two-Line Control**
- int_eligent Identifier[™] Mode
 Automated Programming Operations
- **TTL Compatible**

- Industry Standard Pinout ... JEDEC Approved
- Low Power
 - 150 mA max. Active
 - 40 mA max. Standby
- inteligent Programming™ Algorithm Fastest EPROM Programming
- **Military Temperature Range:**
 - -55° C to $+125^{\circ}$ C (T_C)

The Intel M27512 is a 5V only, 524, 288 bit ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM). Organized as 64K words by 8 bits, individual bytes are accessed in under 200 ns. This ensures compatibility with high performance microprocessors, such as the Intel 8 MHz M80186, allowing full speed operation without the addition of performance-degrading WAIT states. The M27512 is also directly compatible with Intel's M8051 family of microcontrollers.

The M27512 enables implementation of new, advanced systems with firmware intensive architectures. The combination of the M27512's high density, cost effective EPROM storage, and new advanced microprocessors having megabyte addressing capability provides designers with opportunities to engineer user friendly, high reliability, high-performance systems.


The M27512's large storage capability of 64K bytes enables it to function as a high density software carrier. Entire operating systems, diagnostics, high-level language programs and specialized application software can reside in a M27512 EPROM directly on a system's memory bus. This permits immediate microprocessor access and execution of software and eliminates the need for time consuming disk accesses and downloads.

Two advanced features have been designed into the M27512 that allow for fast and reliable programming—the inteligent identifier™ mode and the inteligent Programming™ Algorithm. Programming equipment that takes advantage of these innovations will electronically identify the M27512 and then rapidly program it using an efficient programming method.

Two-line control and JEDEC-approved, 28-pin packaging are standard features of all Intel high-density EPROMs. This assures easy microprocessor interfacing and minimum design efforts when upgrading, adding, or choosing between nonvolatile memory alternatives.

The M27512 is manufactured using Intel's advanced HMOS* II-E technology.

*HMOS is a patented process of Intel Corporation.



Pin Names

A _O -A ₁₅	Addresses
CE	Chip Enable
ŌE/V _{PP}	Output Enable/V _{PP}
00-07	Outputs

Figure 2. Pin Configuration

December 1989 Order Number: 270041-002



ABSOLUTE MAXIMUM RATINGS*

Case Temperature Under Bias ... - 55°C to + 125°C
Storage Temperature ... - 65°C to + 150°C
All Input or Output Voltages with
Respect to Ground ... + 6.5V to -0.6V
Voltage on Pin 24 with
Respect to Ground ... + 13.5V to -0.6V

OE/V_{PP} Supply Voltage with
Respect to Ground ... + 14.0V to -0.6V

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

Operating Conditions

Symbol	Parameter	Min	Max	Units
T _C	Case Temperature (Instant On)	55	+ 125	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V

READ OPERATION

D.C. CHARACTERISTICS (Over Specified Operating Conditions)

Cymbol	Baramatar	Parameter Limits Units				
Symbol	Parameter	Min	Typ(2)	Max	Units	Comments
l _{LI}	Input Load Current			10	μΑ	V _{IN} = 5.5V
ILO	Output Leakage Current			10	μΑ	$V_{OUT} = 5.5V$
I _{CC1}	V _{CC} Current Standby		20	40	mA	CE = V _{IH}
I _{CC2}	V _{CC} Current Active		90	150	mA	$\overline{CE} = \overline{OE}/V_{PP} = V_{II}$
VIL	Input Low Voltage	-0.1		+ 0.8	V	
VIH	Input High Voltage	2.0		V _{CC} + 1	V	
V_{OL}	Output Low Voltage			0.45	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	$I_{OH} = -400 \mu A$

A.C. CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Davamatan	M275	12-20	M275	12-25	M275	12-35		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Comments
tacc	Address to Output Delay		200		250		350	ns	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$
t _{CE}	CE to Output Delay		200		250		350	ns	$\overline{OE}/V_{PP} = V_{IL}$
toE	OE/V _{PP} High to Output Delay		75		100		120	ns	CE = V _{IL}
t _{DF} (3)	OE/V _{PP} High to Output Float	0	55	0	60	0	105	ns	CE = VIL
t _{OH} (3)	Output Hold from Addresses CE or OE Whichever Occurred First	0		0		0		ns	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$

NOTES:

1. V_{CC} must be applied simultaneously or before $\overline{\text{OE}}/\text{V}_{PP}$ and removed simultaneously or after $\overline{\text{OE}}/\text{V}_{PP}$.

2. Typical values are for T_C = 25°C and nominal supply voltages.


^{3.} Output Float is defined as the point where data is no longer driven—see timing diagram.



CAPACITANCE $T_C = 25^{\circ}C$, f = 1.0 MHz


Symbol	Parameter	Typ(1)	Max	Units	Conditions
C _{IN1}	Input Capacitance Except OE/V _{PP}	4	6	pF	V _{IN} = 0V
C _{OUT}	Output Capacitance	8	12	pF	V _{OUT} = 0V
C _{IN2}	OE/V _{PP} Input Capacitance	8	20	pF	V _{OUT} = 0V

A.C. TESTING INPUT/OUTPUT WAVEFORM




A.C. Testing: inputs are Driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing Measurements are Made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

A.C. TESTING LOAD CIRCUIT



A.C. WAVEFORMS



1. Typical values are for $T_C=25^{\circ}C$ and nominal supply voltages. 2. $\overline{\text{OE}}/\text{Vpp}$ may be delayed up to $t_{ACC}-t_{OE}$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{ACC} . 3. Output float is defined as the point where data is no longer driven.



DEVICE OPERATION

The six modes of operation of the M27512 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for $\overline{\text{OE}}/\text{Vpp}$ and 12V on A9 for intelligent identifier mode.

Table 1. Operating Modes

Pins Mode	CE (20)	OE/ V _{PP} (22)	A ₉ (24)	V _{CC} (28)	Outputs (11-13, 15-19)
Read	V _{IL}	V _{IL}	X	V _{CC}	D _{OUT}
Output Disable	V _{IL}	VIH	X	Vcc	High Z
Standby	V _{IH}	Х	X	VCC	High Z
int _e ligent Programming	V _{IL}	V _{PP}	X	V _{CC}	D _{IN}
Verify	V _{IH}	V _{IL}	Х	Vcc	D _{OUT}
Program Inhibit	VIH	V _{PP}	Х	Vcc	High Z
int _e ligent Identifier	V _{IL}	V _{IL}	V _H	V _{CC}	Code

NOTES:

1. X can be VIH or VIL

 $2. V_{H} = 12.0V \pm 0.5V$

READ MODE

The M27512 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}/\text{Vpp}$) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs after a delay of t_{OE} from the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} – t_{OE} .

STANDBY MODE

The M27512 has a standby mode which reduces the maximum active current from 150 mA to 40 mA. The M27512 is placed in the standby mode by applying a TTL-high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}/\text{Vpp}$ input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, $\overline{\text{CE}}$ (pin 20) should be decoded and used as the primary device selecting function, while $\overline{\text{OE}}/\text{Vpp}$ (pin 22) should be made a common connection to all devices in the array and connected to the $\overline{\text{READ}}$ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

System Considerations

The power switching characteristics of HMOS II-E EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control and by properly selected decoupling capacitors. It is recommened that a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effects of PC board traces. This inductive effect should be further minimized through special layout considerations such as larger traces and gridding (refer to High Speed Memory System Design Using the 2147H, AP-74). In particular, the VSS (Ground) plane should be stable as possible.



PROGRAMMING

Caution: Exceeding 14.0V on pin 22 (\overline{OE}/V_{PP}) will permanently damage the M27512.

Initially, and after each erasure, all bits of the M27512 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The M27512 is in the programming mode when the $\overline{\text{OE}}/\text{Vpp}$ input is at 12.5V and $\overline{\text{CE}}$ is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

int_eligent Programming™ Algorithm

The M27512 inteligent Programming Algorithm rapidly programs Intel M27512 EPROMs using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of six minutes. Actual programming times may vary due to differences in programming equipment. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flowchart of the M27512 intelligent Programming Algorithm is shown in Figure 3

The inteligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial $\overline{\text{CE}}$ pulse(s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3X msec. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular M27512 location, before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the overprogram pulse is applied. The entire sequence of program pulses and byte verifications is performed at $V_{CC}=6.0V$ and $\overline{\text{OE}}/V_{PP}=12.5V$. When the inteligent Programming cycle has been completed, all bytes should be compared to the original data with $V_{CC}=5.0V$.

Program Inhibit

Programming of multiple M27512s in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level $\overline{\text{CE}}$ input inhibits the other M27512s from being programmed.

Except for $\overline{\text{CE}}$ and $\overline{\text{OE}}/\text{Vpp}$ all inputs of the parallel M27512s may be common. A TTL low-level pulse applied to the $\overline{\text{CE}}$ input with $\overline{\text{OE}}/\text{Vpp}$ at 12.5V will program the selected M27512.

Verify

A verify (read) should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with $\overline{\text{OE}}/\text{V}_{PP}$ and $\overline{\text{CE}}$ at V_{IL} . Data should be verified t_{DV} after the falling edge of $\overline{\text{CE}}$.

inteligent Identifier™ Mode

The int_eligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient temperature range that is required when programming the M27512.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the M27512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from $\rm V_{IL}$ to $\rm V_{IH}$. All other address lines must be held at $\rm V_{IL}$ during inteligent Identifier Mode, except for A14 and A15 which should be held high.

Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the Intel M27512, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (0₇) defined as the parity bit.

Table 2. M27512 inteligent Identifier™ Bytes

Pins Identifier	A ₀ (10)	O ₇ (19)	0 ₆ (18)	O ₅ (17)	O ₄ (16)	O ₃ (15)	O ₂ (13)	O ₁ (12)	O ₀ (11)	Hex Data
Manufacturer Code	V _{IL}	1	0	0	0	1	0	0	1	89
Device Code	V _{IH}	0	0	0	0	1	1	0	1	0D

NOTES:

^{1.} $A_g = 12.0V \times 0.5V$

^{2.} A₁-A₈, A₁₀-A₁₃, \overline{CE} , $\overline{OE}/V_{PP} = V_{IL}$ A₁₄, A₁₅, = V_{IH}




Figure 3. M27512 inteligent Programming™ Flowchart



ERASURE CHARACTERISTICS

The erasure characteristics of the M27512 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Data shows that constant exposure to room level fluorescent lighting could erase the typical M27512 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27512 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the M27512 window to prevent unintentional erasure.

The recommended erasure procedure for the M27512 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 1200 μ W/cm² power rating. The M27512 should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose a M27512 can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000 μ W/cm²). Exposure of the M27512 to high intensity UV light for long periods may cause permanent damage.

int_eligent Programming™ Algorithm

D.C. PROGRAMMING CHARACTERISTICS

 $T_C = 25 \pm 5$ °C, $V_{CC} = 6.0V \pm 0.25V$, $\overline{OE}/V_{PP} = 12.5V \pm 0.5V$

O b al	Paramata.	L	imits	Units	Comments (Note 1)	
Symbol	Parameter	Min	Max	Units		
լլ	Input Current (All Inputs)		10	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$	
VIL	input Low Level (All Inputs)	-0.1	0.8	٧		
V _{1H}	Input High Level	2.0	V _{CC} + 1	V		
V _{OL}	Output Low Voltage During Verify		0.45	V	I _{OL} 2.1 mA	
VoH	Output High Voltage During Verify	2.4		٧	$I_{OH} = -400 \mu A$	
I _{CC2}	V _{CC} Supply Current		150	mA		
I _{PP2}	V _{PP} Supply Current (Program)		50	mA	CE = VIL	
V _{ID}	A ₉ inteligent Identifier Voltage	11.5	12.5	V		

NOTE:

^{1.} V_{CC} must be applied simultaneously or before $\overline{\text{OE}}/\text{Vpp}$ and removed simultaneously or after $\overline{\text{OE}}/\text{Vpp}$.



A.C. PROGRAMMING CHARACTERISTICS

 $T_C = 25 \pm 5$ °C, $V_{CC} = 6.0V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.5V$

Cumbal	B		Limits		
Symbol	Parameter	Min	Тур	Max	Units
tas	Address Setup Time	2			μs
t _{OES}	OE/V _{PP} Setup Time	2			μs
t _{OEH}	OE/V _{PP} Hold Time	2			μs
t _{DS}	Data Setup Time	2			μs
t _{AH}	Address Hold Time	0			μς
t _{DH}	Data Hold Time	2			μs
t _{DFP} (4)	Output Enable to Output Float Delay	0		130	ns
t _{VCS}	V _{CC} Setup Time	2		-	μs
t _{PW} (3)	CE Initial Program Pulse Width	0.95	1.0	1.05	ms
t _{OPW} (2)	CE Overprogram Pulse Width	2.85		78.75	ms
t _{DV}	Data Valid from CE			1	μs
t _{VR}	OE/V _{PP} Recovery Time	2			μs
t _{PRT}	OE/V _{PP} Pulse Rise Time During Programming	50			ns

*A.C. CONDITIONS OF TEST


Input Rise and Fall Times (10% to 90%) 20 ns
input Pulse Levels 0.45V to 2.4V
Input Timing Reference Level0.8V and 2.0V
Output Timing Reference Level 0.8V and 2.0V

NOTES:

- 1. V_{CC} must be applied simultaneously or before $\overline{\text{OE}}/V_{PP}$ and removed simultaneously or after $\overline{\text{OE}}/V_{PP}$.
- 2. The length of the overprogram pulse may vary from 2.85 ms to 78.75 ms as a function of the iteration counter value X.
- 3. Initial Program Pulse width tolerance is 1 ms $\pm 5\%$.
- 4. Output Float is defined as the point where data is no longer driven—see timing diagram on the following page.



PROGRAMMING WAVEFORMS



- 1. The Input Timing Reference Level is 0.8V for a V_{IL} and 2.0V for a V_{IH} . 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.