

Numonyx® Flash Memory (P30-65nm)

256-Mbit, 512-Mbit (256M/256M)

Datasheet

Product Features

- High performance
 - 100 ns initial access for Easy BGA
 - 110 ns initial access for TSOP
 - 25 ns 16-word asynchronous-page read mode
 - 52 MHz (Easy BGA) with zero WAIT states, 17ns clock-to-data output synchronous-burst read mode
 - -4-, 8-, 16-, and continuous-word options for burst mode
 - Buffered Enhanced Factory Programming (BEFP) at 2.0 MByte/s (Typ) using 512-word buffer
 - 1.8 V buffered programming at 1.14 MByte/s (Typ) using 512-word buffer
- Architecture
 - Multi-Level Cell Technology: Highest Density at Lowest Cost
 - Asymmetrically-blocked architecture
 - Four 32-KByte parameter blocks: top or bottom configuration
 - 128-KByte main blocks
 - Blank Check to verify an erased block
- Voltage and Power
 - V_{CC} (core) voltage: 1.7 V 2.0 V V_{CCQ} (I/O) voltage: 1.7 V 3.6 V Standby current: 65 μA (Typ) for 256-Mbit;

 - 52 MHz continuos synchronous read current: 21mA (Typ)/24mA(Max)

- Security
 - One-Time Programmable Register:
 - 64 OTP bits, programmed with unique information by Numonyx
 - 2112 OTP bits, available for customer programming
 - Absolute write protection: $V_{PP} = V_{SS}$
 - Power-transition erase/program lockout
 - Individual zero-latency block locking
 - Individual block lock-down
 - Password Access feature
- Software
 - 25 μs (Typ) program suspend

 - 25 μs (Typ) erase suspend
 Numonyx™ Flash Data Integrator optimized
 - Basic Command Set and Extended Function Interface (EFI) Command Set compatible
 - Common Flash Interface capable
- Density and Packaging
 - 56-Lead TSOP package (256-Mbit only)
 - 64-Ball Easy BGA package (256, 512-Mbit)
 - Numonyx™´QUAD+ SCSP (256, 512-Mbit)´
 - 16-bit wide data bus
- Quality and Reliability
 - JESD47E Compliant
 - Operating temperature: −40 °C to +85 °C
 - Minimum 100,000 erase cycles per block
 - 65nm process technology

Jul 2011 Order Number: 320002-11

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx B.V. may make changes to specifications and product descriptions at any time, without notice.

Numonyx B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.

Numonyx, the Numonyx logo, and are trademarks or registered trademarks of Numonyx B.V. or its subsidiaries in other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2011, Numonyx, B.V., All Rights Reserved.

Datasheet Jul 2011 2 Order Number: 320002-11

Contents

1.0	Functi	ional Description	5
	1.1	Introduction	5
		Overview	
		Virtual Chip Enable Description	
2.0		ge Information	
		56-Lead TSOP	
		QUAD+ SCSP Packages	
2.0		ıts	
3.0			
4.0		ls	
		Dual-Die Configurations	
5.0		perations	
		Reads	
		Writes Output Disable	
		Standby	
		Reset	
6.0	Comm	nand Set	22
0.0		Device Command Codes	
	6.2	Device Command Bus Cycles	
7.0	Read	Operation	26
7.0		Asynchronous Page-Mode Read	
	7.2	Synchronous Burst-Mode Read	26
		Read Device Identifier	
		Read CFI	
8.0	_	am Operation	
		Word Programming	
		Buffered Programming	
		Program Suspend	
		Program Resume	
		Program Protection	
9.0	Erase	Operations	34
		Block Erase	
		Blank Check	
	9.3	Erase Suspend	
	9.4 9.5	Erase Resume	
10.0		ity Modes	
	10.1 10.2	Block Locking	30
		Password Access	
11 0		ters	
11.0	_	Read Status Register	
		Read Configuration Register	

С	Revis	sion History	.94
В	B.1 B.2 B.3	entions - Additional Information Conventions Acronyms Nomenclature	.92 .92
Α	Supp A.1 A.2 A.3	lemental Reference Information Common Flash Interface Tables Flowcharts Write State Machine	.67 .79
17.0	Orde 17.1 17.2	Discrete i roudets	.65
16.0	Progr	ram and Erase Characteristics	.64
15.0	15.1 15.2 15.3	AC Test Conditions	.54 .55 .55
15 0		naracteristics	
14.0	14.1	rical Specifications DC Current Characteristics DC Voltage Characteristics	.52
13.0	13.1	mum Ratings and Operating Conditions Absolute Maximum Ratings Operating Conditions	.51
12.0	Powe 12.1 12.2 12.3	Power-Up and Power-Down Reset Specifications Power Supply Decoupling	.49 .49
	11.3	One-Time-Programmable (OTP) Registers	.46

1.0 Functional Description

1.1 Introduction

This document provides information about the Numonyx[®] Flash Memory (P30-65nm) product and describes its features, operations, and specifications.

The Numonyx® Flash Memory (P30-65nm) is the latest generation of flash memory devices. P30-65nm device will be offered in 64-Mbit up through 2-Gbit densities. This document covers specifically 256-Mbit and 512-Mbit (256M/256M) product information. Benefits include more density in less space, high-speed interface device, and support for code and data storage. Features include high-performance synchronous-burst read mode, fast asynchronous access times, low power, flexible security options, and three industry-standard package choices. The P30-65nm product family is manufactured using Numonyx 65nm process technology.

1.2 Overview

This section provides an overview of the features and capabilities of the P30-65nm.

The P30-65nm family devices provides high performance at low voltage on a 16-bit data bus. Individually erasable memory blocks are sized for optimum code and data storage.

Upon initial power up or return from reset, the device defaults to asynchronous pagemode read. Configuring the Read Configuration Register enables synchronous burstmode reads. In synchronous burst mode, output data is synchronized with a usersupplied clock signal. A WAIT signal provides easy CPU-to-flash memory synchronization.

In addition to the enhanced architecture and interface, the device incorporates technology that enables fast factory program and erase operations. Designed for low-voltage systems, the P30-65nm supports read operations with V_{CC} at 1.8 V, and erase and program operations with V_{PP} at 1.8 V or 9.0 V. Buffered Enhanced Factory Programming (BEFP) provides the fastest flash array programming performance with V_{PP} at 9.0 V, which increases factory throughput. With V_{PP} at 1.8 V, VCC and VPP can be tied together for a simple, ultra low power design. In addition to voltage flexibility, a dedicated VPP connection provides complete data protection when $V_{PP} \leq V_{PPLK}$.

A Command User Interface (CUI) is the interface between the system processor and all internal operations of the device. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase and program. A Status Register indicates erase or program completion and any errors that may have occurred.

An industry-standard command sequence invokes program and erase automation. Each erase operation erases one block. The Erase Suspend feature allows system software to pause an erase cycle to read or program data in another block. Program Suspend allows system software to pause programming to read other locations. Data is programmed in word increments (16 bits).

The P30-65nm protection register allows unique flash device identification that can be used to increase system security. The individual Block Lock feature provides zero-latency block locking and unlocking. The P30-65nm device includes enhanced protection via Password Access; this new feature allows write and/or read access protection of user-defined blocks. In addition, the P30-65nm device also provides the full-device One-Time Programmable (OTP) security feature.

Datasheet

Jul 2011

Order Number: 320002-11

Virtual Chip Enable Description 1.3

The P30-65nm 512-Mbit devices employ a Virtual Chip Enable which combines two 256-Mbit die with a common chip enable, F1-CE# for QUAD+ packages or CE# for Easy BGA packages. Refer to Figure 9 on page 18 and Figure 10 on page 19 for detail. The maximum address bit is then used to select between the die pair with F1-CE#/CE# asserted depending upon the package option used. When chip enable is asserted and The maximum address bit is low (V_{IL}) , The lower parameter die is selected; when chip enable is asserted and the maximum address bit is high (V_{IH}), the upper parameter die is selected. Refer to Table 1 and Table 2 for additional details.

Table 1: Virtual Chip Enable Truth Table for 512 Mb (QUAD+ Package)

Die Selected	F1-CE#	A24
Lower Param Die	L	L
Upper Param Die	L	Н


Table 2: Virtual Chip Enable Truth Table for 512 Mb (Easy BGA Packages)

Die Selected	CE#	A25
Lower Param Die	L	L
Upper Param Die	L	Н

Jul 2011 Datasheet

1.4 Memory Maps

Figure 1: P30-65nm Memory Map



Datasheet
7

Order Number: 320002-11

2.0 Package Information

2.1 56-Lead TSOP

Figure 2: TSOP Mechanical Specifications (256-Mbit)




Table 3: TSOP Package Dimensions (Sheet 1 of 2)

Product Information	Symphol		Millimeters		Inches		
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max
Package Height	Α	-	-	1.200	-	-	0.047
Standoff	A ₁	0.050	-	-	0.002	-	-
Package Body Thickness	A ₂	0.965	0.995	1.025	0.038	0.039	0.040
Lead Width ⁽⁴⁾	b	0.170	0.220	0.270	0.0067	0.0087	0.0106
Lead Thickness	С	0.100	0.150	0.200	0.004	0.006	0.008
Package Body Length	D_1	18.200	18.400	18.600	0.717	0.724	0.732
Package Body Width	E	13.800	14.000	14.200	0.543	0.551	0.559
Lead Pitch	е	-	0.500	-	-	0.0197	-
Terminal Dimension	D	19.800	20.00	20.200	0.780	0.787	0.795

Datasheet Jul 2011 8 Order Number: 320002-11

TSOP Package Dimensions (Sheet 2 of 2) Table 3:

Product Information	Symbol		Millimeters		Inches			
Product Information	Syllibol	Min	Nom	Max	Min	Nom	Max	
Lead Tip Length	L	0.500	0.600	0.700	0.020	0.024	0.028	
Lead Count	N	-	56	-	-	56	-	
Lead Tip Angle	θ	0°	3°	5°	0°	3°	5°	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.004	
Lead to Package Offset	Z	0.150	0.250	0.350	0.006	0.010	0.014	

Notes:

- 1. 2. 3. 4.
- One dimple on package denotes Pin 1. If two dimples, then the larger dimple denotes Pin 1. Pin 1 will always be in the upper left corner of the package, in reference to the product mark. For legacy lead width, 0.10 mm(Min), 0.15 mm(Typ) and 0.20 mm(Max).

Datasheet 9 Jul 2011 Order Number: 320002-11

2.2 64-Ball Easy BGA Package

Figure 3: Easy BGA Mechanical Specifications (256-Mbit, 512-Mbit)




Table 4: Easy BGA Package Dimensions


Due does To Samue Man	G		Millimeter	s	Inches			
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	
Package Height	А	-	-	1.200	-	-	0.0472	
Ball Height	A1	0.250	-	-	0.0098	-	-	
Package Body Thickness	A2	-	0.780	-	-	0.0307	-	
Ball (Lead) Width	b	0.330	0.430	0.530	0.0130	0.0169	0.0209	
Package Body Width	D	9.900	10.000	10.100	0.3898	0.3937	0.3976	
Package Body Length	Е	12.900	13.000	13.100	0.5079	0.5118	0.5157	
Pitch	е	-	1.000	-	-	0.0394	-	
Ball (Lead) Count	N	-	64	-	-	64	-	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.0039	
Corner to Ball A1 Distance Along D	S1	1.400	1.500	1.600	0.0551	0.0591	0.0630	
Corner to Ball A1 Distance Along E	S2	2.900	3.000	3.100	0.1142	0.1181	0.1220	

Note: One dimple on package denotes Pin 1, which will always be in the upper left corner of the package, in reference to the product mark.

Datasheet Jul 2011 10 Order Number: 320002-11

2.3 QUAD+ SCSP Packages

Figure 4: 88-ball (80 active) QUAD+ SCSP Specifications (256-Mbit, 8x11x1.0 mm)



Note: Dimensions A1, A2, and b are preliminary

			Millimet	ers		Inches	
Dimensions	Symbol	Min	Nom	Max	Min	Nom	Max
Package Height	Α	-	-	1.000	-	-	0.0394
Ball Height	A1	0.200	ı	-	0.0079	-	·
Package Body Thickness	A2	-	0.740	-	-	0.0291	-
Ball (Lead) Width	b	0.300	0.350	0.400	0.0118	0.0138	0.0157
Package Body Length	D	10.900	11.00	11.100	0.4291	0.4331	0.4370
Package Body Width	Е	7.900	8.00	8.100	0.3110	0.3150	0.3189
Pitch	e	-	0.80	-	-	0.0315	-
Ball (Lead) Count	N	-	88	-	-	88	ı
Seating Plane Coplanarity	Y	-	ı	0.100	1	-	0.0039
Corner to Ball Al Distance Along E	S1	1.100	1.200	1.300	0.0433	0.0472	0.0512
Corner to Ball Al Distance Along D	S2	1.000	1.100	1.200	0.0394	0.0433	0.0472

Datasheet Jul 2011 11 Order Number: 320002-11





Figure 5: 88-ball (80 active) QUAD+ SCSP Specifications (512-Mbit, 8x11x1.2 mm)

Datasheet

Jul 2011
12
Order Number: 320002-11

Ballouts 3.0

Figure 6: 56-Lead TSOP Pinout (256-Mbit)



Notes:

- 1. 2. 3.
- A1 is the least significant address bit.
 A24 is valid for 256-Mbit densities; otherwise, it is a no connect (NC).
 No Internal Connection on Pin 13; it may be driven or floated. For legacy designs, it is VCC pin and can be tied to Vcc.
 One dimple on package denotes Pin 1 which will always be in the upper left corner of the package, in reference to the 4. product mark.

Datasheet Jul 2011 Order Number: 320002-11




Figure 7: 64-Ball Easy BGA Ballout (256-Mbit, 512-Mbit)

Notes:

- A1 is the least significant address bit.
- A24 is valid for 256-Mbit densities and above; otherwise, it is a no connect (NC).
- 2. 3. A25 is valid for 512-Mbit densities; otherwise, it is a no connect (NC).
- 4. One dimple on package denotes A1 Pin which will always be in the upper left corner of the package, in reference to the product mark.

Datasheet Jul 2011 Order Number: 320002-11

Figure 8: QUAD+ SCSP Ballout and Signals

Pin 1	1	2	3	4	5	6	7	8	
А	DU	DU	Depop	Depop	Depop	Depop	DU	DU	А
В	A4	A18	A19	VSS	vcc	vcc	A21	A11	В
С	A5	RFU	A23	vss	RFU	CLK	A22	A12	С
D	А3	A17	A24	VPP	RFU	RFU	A9	A13	D
E	A2	A7	RFU	WP#	ADV#	A20	A10	A15	Е
F	A1	A6	RFU	RST#	WE#	A8	A14	A16	F
G	Α0	DQ8	DQ2	DQ10	DQ5	DQ13	WAIT	F2-CE#	G
н	RFU	DQ0	DQ1	DQ3	DQ12	DQ14	DQ7	F2-OE#	н
J	RFU	OE#	DQ9	DQ11	DQ4	DQ6	DQ15	VCCQ	J
к	F1-CE#	RFU	RFU	RFU	RFU	vcc	VCCQ	RFU	К
L	VSS	VSS	VCCQ	vcc	vss	vss	vss	vss	L
М	DU	DU	Depop	Depop	Depop	Depop	DU	DU	М
	1	2	3	4	5	6	7	8	
Top View - Ball Side Down									
	Legends:			De-Populated			Ad	ol Signals dress	
	Logorida.		Res	Do Not Use	re Use			ata r/Ground	

- A23 is valid for 256-Mbit densities and above; otherwise, it is a no connect (NC). A24 is valid for 512-Mbit densities; otherwise, it is a no connect (NC). F2-CE# and F2-OE# are no connect (NC) for all densities. A0 is LSB for Address.

- Notes:
 1.
 2.
 3.
 4.

Datasheet 15 Jul 2011 Order Number: 320002-11

4.0 Signals

This section has signal descriptions for the various P30-65nm packages.

Table 5: TSOP and Easy BGA Signal Descriptions (Sheet 1 of 2)

Symbol	Туре	Name and Function
A[MAX:1]	Input	ADDRESS INPUTS: Device address inputs. 256-Mbit: A[24:1]; 512-Mbit: A[25:1]. Note: The virtual selection of the 256-Mbit "Top parameter" die in the dual-die 512-Mbit configuration is accomplished by setting A25 high (V _{IH}). WARNING: The active address pins unused in design should not be left float. Please tie them to VCCQ or VSS according to specific design requirements.
DQ[15:0]	Input/ Output	DATA INPUT/OUTPUTS: Inputs data and commands during write cycles; outputs data during memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.
ADV#	Input	ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low. WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.
CE#	Input	CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state. WARNING: Chip enable must be driven high when device is not in use.
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.
OE#	Input	OUTPUT ENABLE: Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z.
RST#	Input	RESET: Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.
WAIT	Output	 WAIT: Indicates data valid in synchronous array or non-array burst reads. Read Configuration Register bit 10 (RCR.10, WT) determines its polarity when asserted. WAIT's active output is V_{OL} or V_{OH} when CE# and OE# are V_{IL}. WAIT is high-Z if CE# or OE# is V_{IH}. In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted. In asynchronous page mode, and all write modes, WAIT is deasserted.
WE#	Input	WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE# or CE#, whichever occurs first.
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock-down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands. WARNING: Designs not using WP# for protection could tie it to VCCQ or VSS without additional capacitor.
VPP	Power/ Input	ERASE AND PROGRAM POWER: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $V_{PP} \leq V_{PPLK}$. Block erase and program at invalid V_{PP} voltages should not be attempted. Set $V_{PP} = V_{PPL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the V_{IH} level of V_{PP} can be as low as V_{PPL} min. V_{PP} must remain above V_{PPL} min to perform in-system flash modification. VPP may be 0 V during read operations. V_{PPH} can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.
VCC	Power	DEVICE CORE POWER SUPPLY: Core (logic) source voltage. Writes to the flash array are inhibited when $V_{CC} \le V_{LKO}$. Operations at invalid V_{CC} voltages should not be attempted.
VCCQ	Power	OUTPUT POWER SUPPLY: Output-driver source voltage.

Datasheet Jul 2011 16 Order Number: 320002-11

Table 5: TSOP and Easy BGA Signal Descriptions (Sheet 2 of 2)

Symbol	Туре	Name and Function
VSS	Power	GROUND: Connect to system ground. Do not float any VSS connection.
RFU	_	RESERVED FOR FUTURE USE: Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Do Not Use (DU) signal.
DU	_	DO NOT USE: Do not connect to any other signal, or power supply; must be left floating.
NC	_	NO CONNECT: No internal connection; can be driven or floated.

Table 6: QUAD+ SCSP Signal Descriptions (Sheet 1 of 2)

Symbol	Туре	Name and Function					
A[MAX:0]	Input	ADDRESS INPUTS: Device address inputs. 256-Mbit: A[23:0]; 512-Mbit: A[24:0]. Note: The virtual selection of the 256-Mbit "Top parameter" die in the dual-die 512-Mbit configuration is accomplished by setting A24 high (V _{IH}). WARNING: The address pins unused in design should not be left float. Please tie them to VCCQ or VSS according to specific design requirements.					
DQ[15:0]	Input/ Output	DATA INPUT/OUTPUTS: Inputs data and commands during write cycles; outputs data during memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.					
ADV#	Input	ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low. WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.					
F1-CE#	Input	Flash CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state. WARNING: Chip enable must be driven high when device is not in use.					
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.					
F1-OE#	Input	OUTPUT ENABLE: Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z.					
RST#	Input	RESET: Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.					
WAIT	Output	 WAIT: Indicates data valid in synchronous array or non-array burst reads. Read Configuration Register bit 10 (RCR.10, WT) determines its polarity when asserted. WAIT's active output is V_{OL} or V_{OH} when CE# and OE# are V_{IL}. WAIT is high-Z if CE# or OE# is V_{IH}. In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted. In asynchronous page mode, and all write modes, WAIT is deasserted. 					
WE#	Input	WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE# or CE#, whichever occurs first.					
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock-down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands. WARNING: Designs not using WP# for protection could tie it to VCCQ or VSS without additional capacitor.					


Datasheet Jul 2011 17 Order Number: 320002-11

Table 6: QUAD+ SCSP Signal Descriptions (Sheet 2 of 2)

Symbol	Туре	Name and Function
VPP	Power/ Input	ERASE AND PROGRAM POWER: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $V_{PP} \le V_{PPLK}$. Block erase and program at invalid V_{PP} voltages should not be attempted. Set $V_{PP} = V_{PPL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the V_{IH} level of V_{PP} can be as low as V_{PPL} min. V_{PP} must remain above V_{PPL} min to perform in-system flash modification. VPP may be 0 V during read operations. V_{PPH} can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.
VCC	Power	DEVICE CORE POWER SUPPLY: Core (logic) source voltage. Writes to the flash array are inhibited when $V_{CC} \le V_{LKO}$. Operations at invalid V_{CC} voltages should not be attempted.
VCCQ	Power	OUTPUT POWER SUPPLY: Output-driver source voltage.
VSS	Power	GROUND: Connect to system ground. Do not float any VSS connection.
RFU	_	RESERVED FOR FUTURE USE: Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Do Not Use (DU) signal.
DU	_	DO NOT USE: Do not connect to any other signal, or power supply; must be left floating.
NC	_	NO CONNECT: No internal connection; can be driven or floated.

4.1 **Dual-Die Configurations**

Figure 9: 512-Mbit Easy BGA Block Diagram



Datasheet
Jul 2011
18
Order Number: 320002-11




Figure 10: 512-Mbit QUAD+ SCSP Block Diagram

Note: $A_{max} = V_{IH}$ selects the Top parameter Die; $A_{max} = V_{IL}$ selects the Bottom Parameter Die.

Datasheet Jul 2011 19 Order Number: 320002-11

5.0 **Bus Operations**

CE# low and RST# high enable device read operations. The device internally decodes upper address inputs to determine the accessed block. ADV# low opens the internal address latches. OE# low activates the outputs and gates selected data onto the I/O

In asynchronous mode, the address is latched when ADV# goes high or continuously flows through if ADV# is held low. In synchronous mode, the address is latched by the first of either the rising ADV# edge or the next valid CLK edge with ADV# low (WE# and RST# must be V_{IH} ; CE# must be V_{II}).

Bus cycles to/from the P30-65nm device conform to standard microprocessor bus operations. Table 7 summarizes the bus operations and the logic levels that must be applied to the device control signal inputs.

Table 7: **Bus Operations Summary**

Вι	us Operation	RST#	CLK	ADV#	CE#	OE#	WE#	WAIT	DQ[15:0]	Notes
Read	Asynchronous	V_{IH}	Х	L	L	L	Н	Deasserted	Output	
ricuu	Synchronous	V_{IH}	Running	L	L	L	Н	Driven	Output	
Write		V_{IH}	Х	L	L	Н	L	High-Z	Input	1
Output	t Disable	V_{IH}	Х	Х	L	Н	Н	High-Z	High-Z	2
Standl	ру	V_{IH}	Х	Х	Н	Х	Х	High-Z	High-Z	2
Reset		$V_{\rm IL}$	Х	Х	Х	Х	Х	High-Z	High-Z	2,3

Notes:

- Refer to the Table 9, "Command Bus Cycles" on page 24 for valid DQ[15:0] during a write 1. operation.
- $\dot{X} = Don't Care (H or L).$
- RST# must be at $V_{SS} \pm 0.2$ V to meet the maximum specified power-down current.

5.1 Reads

To perform a read operation, RST# and WE# must be deasserted while CE# and OE# are asserted. CE# is the device-select control. When asserted, it enables the flash memory device. OE# is the data-output control. When asserted, the addressed flash memory data is driven onto the I/O bus.

5.2 Writes

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are deasserted. During a write operation, address and data are latched on the rising edge of WE# or CE#, whichever occurs first. Table 9, "Command Bus Cycles" on page 24 shows the bus cycle sequence for each of the supported device commands, while Table 8, "Command Codes and Definitions" on page 22 describes each command. See Section 15.0, "AC Characteristics" on page 54 for signal-timing details.

Note: Write operations with invalid V_{CC} and/or V_{PP} voltages can produce spurious results and should not be attempted.

5.3 **Output Disable**

When OE# is deasserted, device outputs DQ[15:0] are disabled and placed in a highimpedance (High-Z) state, WAIT is also placed in High-Z.

Jul 2011 Datasheet Order Number: 320002-11

5.4 Standby

When CE# is deasserted the device is deselected and placed in standby, substantially reducing power consumption. In standby, the data outputs are placed in High-Z, independent of the level placed on OE#. Standby current, I_{CCS} , is the average current measured over any 5 ms time interval, 5 μ s after CE# is deasserted. During standby, average current is measured over the same time interval 5 μ s after CE# is deasserted.

When the device is deselected (while CE# is deasserted) during a program or erase operation, it continues to consume active power until the program or erase operation is completed.

5.5 Reset

As with any automated device, it is important to assert RST# when the system is reset. When the system comes out of reset, the system processor attempts to read from the flash memory if it is the system boot device. If a CPU reset occurs with no flash memory reset, improper CPU initialization may occur because the flash memory may be providing status information rather than array data. Flash memory devices from Numonyx allow proper CPU initialization following a system reset through the use of the RST# input. RST# should be controlled by the same low-true reset signal that resets the system CPU.

After initial power-up or reset, the device defaults to asynchronous Read Array mode, and the Status Register is set to 0x80. Asserting RST# de-energizes all internal circuits, and places the output drivers in High-Z. When RST# is asserted, the device shuts down the operation in progress, a process which takes a minimum amount of time to complete. When RST# has been deasserted, the device is reset to asynchronous Read Array state.

Note: If RST# is asserted during a program or erase operation, the operation is terminated and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid, because the data may have been only partially written or erased.

When returning from a reset (RST# deasserted), a minimum wait is required before the initial read access outputs valid data. Also, a minimum delay is required after a reset before a write cycle can be initiated. After this wake-up interval passes, normal operation is restored. See Section 15.0, "AC Characteristics" on page 54 for details about signal-timing.

Datasheet

Jul 2011
21
Order Number: 320002-11

6.0 Command Set

6.1 Device Command Codes

The system CPU provides control of all in-system read, write, and erase operations of the device via the system bus. The on-chip Write State Machine (WSM) manages all block-erase and word-program algorithms.

Device commands are written to the Command User Interface (CUI) to control all flash memory device operations. The CUI does not occupy an addressable memory location; it is the mechanism through which the flash device is controlled.

Note: For 512-Mbit (256-Mbit/256-Mbit) device, all the set-up command should be re-issued to the device when different die is selected.

Table 8: Command Codes and Definitions (Sheet 1 of 3)

Mode	Code	Device Mode	Description
	0xFF	Read Array	Places the device in Read Array mode. Array data is output on DQ[15:0].
	0x70	Read Status Register	Places the device in Read Status Register mode. The device enters this mode after a program or erase command is issued. Status Register data is output on DQ[7:0].
Read	0x90	Read Device ID or Read Configuration Register (RCR)	Places device in Read Device Identifier mode. Subsequent reads output manufacturer/device codes, Configuration Register data, Block Lock status, or Protection Register data on DQ[15:0].
	0x98	Read CFI	Places the device in Read CFI mode. Subsequent reads output Common Flash Interface information on DQ[7:0].
	0x50	Clear Status Register	The WSM can only set Status Register error bits. The Clear Status Register command is used to clear the SR error bits.
	0x40	Word Program Setup	First cycle of a 2-cycle programming command; prepares the CUI for a write operation. On the next write cycle, the address and data are latched and the WSM executes the programming algorithm at the addressed location. During program operations, the device responds only to Read Status Register and Program Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the Status Register Data for synchronous Non-array reads. The Read Array command must be issued to read array data after programming has finished.
Write	0xE8	Buffered Program	This command loads a variable number of words up to the buffer size of 512 words onto the program buffer.
	0xD0	Buffered Program Confirm	The confirm command is issued after the data streaming for writing into the buffer is done. This instructs the WSM to perform the Buffered Program algorithm, writing the data from the buffer to the flash memory array.
	0x80	BEFP Setup	First cycle of a 2-cycle command; initiates Buffered Enhanced Factory Program mode (BEFP). The CUI then waits for the BEFP Confirm command, 0xD0, that initiates the BEFP algorithm. All other commands are ignored when BEFP mode begins.
	0xD0	BEFP Confirm	If the previous command was BEFP Setup (0x80), the CUI latches the address and data, and prepares the device for BEFP mode.

Datasheet
22

Jul 2011
20
Order Number: 320002-11

Table 8: Command Codes and Definitions (Sheet 2 of 3)

Mode	Code	Device Mode	Description
	0x20 Block Erase Setup		First cycle of a 2-cycle command; prepares the CUI for a block-erase operation. The WSM performs the erase algorithm on the block addressed by the Erase Confirm command. If the next command <i>is not</i> the Erase Confirm (0xD0) command, the CUI sets Status Register bits SR.4 and SR.5, and places the device in read status register mode.
Erase	0xD0	Block Erase Confirm	If the first command was Block Erase Setup (0x20), the CUI latches the address and data, and the WSM erases the addressed block. During blockerase operations, the device responds only to Read Status Register and Erase Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the Status Register Data for synchronous Non-array reads.
Suspend	0xB0	Program or Erase Suspend	This command issued to any device address initiates a suspend of the currently-executing program or block erase operation. The Status Register indicates successful suspend operation by setting either SR.2 (program suspended) or SR.6 (erase suspended), along with SR.7 (ready). The Write State Machine remains in the suspend mode regardless of control signal states (except for RST# asserted).
	0xD0	Suspend Resume	This command issued to any device address resumes the suspended program or block-erase operation.
	0x60	Block lock Setup	First cycle of a 2-cycle command; prepares the CUI for block lock configuration changes. If the next command is not Block Lock (0x01), Block Unlock (0xD0), or Block Lock-Down (0x2F), the CUI sets Status Register bits SR.5 and SR.4, indicating a command sequence error.
Block Locking/	0x01	Block lock	If the previous command was Block Lock Setup (0x60), the addressed block is locked.
Unlocking	0xD0	Block Unlock	If the previous command was Block Lock Setup (0x60), the addressed block is unlocked. If the addressed block is in a lock-down state, the operation has no effect.
	0x2F	Block Lock-Down	If the previous command was Block Lock Setup (0x60), the addressed block is locked down.
	0x60	Block lock Setup	First cycle of a 2-cycle command; prepares the CUI for block lock configuration changes. If the next command is not Block Lock (0x01), Block Unlock (0xD0), or Block Lock-Down (0x2F), the CUI sets Status Register bits SR.5 and SR.4, indicating a command sequence error.
	0x01	Block lock	If the previous command was Block Lock Setup (0x60), the addressed block is locked.
Protection	0xD0	Block Unlock	If the previous command was Block Lock Setup (0x60), the addressed block is unlocked. If the addressed block is in a lock-down state, the operation has no effect.
	0x2F	Block Lock-Down	If the previous command was Block Lock Setup (0x60), the addressed block is locked down.
	0xC0	OTP Register or Lock Register program setup	First cycle of a 2-cycle command; prepares the device for a OTP register or Lock Register program operation. The second cycle latches the register address and data, and starts the programming algorithm to program data the the OTP array.
	0x60	Read Configuration Register Setup	First cycle of a 2-cycle command; prepares the CUI for device read configuration. If the Set Read Configuration Register command (0x03) is not the next command, the CUI sets Status Register bits SR.4 and SR.5, indicating a command sequence error.
Configuration	0x03	Read Configuration Register	If the previous command was Read Configuration Register Setup (0x60), the CUI latches the address and writes A[16:1] to the Read Configuration Register for Easy BGA and TSOP, A[15:0] for QUAD+. Following a Configure Read Configuration Register command, subsequent read operations access array data.

Datasheet 3ul 2011 23 Order Number: 320002-11

Table 8: Command Codes and Definitions (Sheet 3 of 3)

Mode	Code	Device Mode	Description				
Blank Check	0xBC	Block Blank Check	First cycle of a 2-cycle command; initiates the Blank Check operation on a main block. $ \\$				
0xD0 Block Blank Check Confirm			Second cycle of blank check command sequence; it latches the block address and executes blank check on the main array block.				
EFI ⁽¹⁾	0xEB	Extended Function Interface command	First cycle of a multiple-cycle command; initiate operation using extended function interface. The second cycle is a Sub-Op-Code, the data written on third cycle is one less than the word count; the allowable value on this cycle are 0 through 511. The subsequent cycles load data words into the program buffer at a specified address until word count is achieved.				

6.2 Device Command Bus Cycles

Device operations are initiated by writing specific device commands to the Command User Interface (CUI). Several commands are used to modify array data including Word Program and Block Erase commands. Writing either command to the CUI initiates a sequence of internally-timed functions that culminate in the completion of the requested task. However, the operation can be aborted by either asserting RST# or by issuing an appropriate suspend command.

Table 9: Command Bus Cycles (Sheet 1 of 2)

Mode	Commend	Bus	First Bus Cycle			Second Bus Cycle		
Mode	Command	Cycles	Oper	Addr ⁽¹⁾	Data ⁽²⁾	Oper	Addr ⁽¹⁾	Data ⁽²⁾
	Read Array	1	Write	DnA	0xFF	-	-	-
	Read Device Identifier	≥ 2	Write	DnA	0x90	Read	DBA + IA	ID
Read	Read CFI	≥ 2	Write	DnA	0x98	Read	DBA + CFI-A	CFI-D
	Read Status Register	2	Write	DnA	0x70	Read	DnA	SRD
	Clear Status Register	1	Write	DnA	0x50	-	-	-
	Word Program	2	Write	WA	0x40	Write	WA	WD
Program	Buffered Program ⁽³⁾	> 2	Write	WA	0xE8	Write	WA	N - 1
	Buffered Enhanced Factory Program (BEFP) ⁽⁴⁾	> 2	Write	WA	0x80	Write	WA	0xD0
Erase	Block Erase	2	Write	ВА	0x20	Write	ВА	0xD0
Cuanand	Program/Erase Suspend	1	Write	DnA	0xB0	-	-	-
Suspend	Program/Erase Resume	1	Write	DnA	0xD0	-	-	-
Block	Block Lock	2	Write	BA	0x60	Write	BA	0x01
Locking/	Block Unlock	2	Write	BA	0x60	Write	BA	0xD0
Unlocking	Block Lock-down	2	Write	BA	0x60	Write	BA	0x2F
	Block Lock	2	Write	BA	0x60	Write	BA	0x01
	Block Unlock	2	Write	BA	0x60	Write	BA	0xD0
Protection	Block Lock-down	2	Write	BA	0x60	Write	BA	0x2F
	Program OTP register	2	Write	PRA	0xC0	Write	OTP-RA	OTP-D
	Program Lock Register	2	Write	LRA	0xC0	Write	LRA	LRD

Datasheet
24

Jul 2011
24

Order Number: 320002-11

Table 9: Command Bus Cycles (Sheet 2 of 2)

Mode	Command	Bus Cycles	First Bus Cycle			Second Bus Cycle		
	Command		Oper	Addr ⁽¹⁾	Data ⁽²⁾	Oper	Addr ⁽¹⁾	Data ⁽²⁾
Configuration	Configure Read Configuration Register	2	Write	RCD	0x60	Write	RCD	0x03
Blank Check	Block Blank Check	2	Write	BA	0xBC	Write	ВА	D0
EFI	Extended Function Interface command ⁽⁵⁾	>2	Write	WA	0xEB	Write	WA	Sub-Op code

Notes:

First command cycle address should be the same as the operation's target address. DBA = Device Base Address (NOTE: needed for dual-die 512 Mb device)

DnA = Address within the device.

IA = Identification code address offset.

CFI-A = Read CFI address offset.

WA = Word address of memory location to be written.

BA = Address within the block.

OTP-RA = Protection Register address.

LRA = Lock Register address.

RCD = Read Configuration Register data on A[16:1] for Easy BGA and TSOP, A[15:0] for QUAD+ package.

2. ID = Identifier data.

CFI-D = CFI data on DQ[15:0].

SRD = Status Register data.

WD = Word data.

N = Word count of data to be loaded into the write buffer.

OTP-D = Protection Register data.

LRD = Lock Register data.

- 3. The second cycle of the Buffered Program Command is the word count of the data to be loaded into the write buffer. This is followed by up to 512 words of data. Then the confirm command (0xD0) is issued, triggering the array programming
- The confirm command (0xD0) is followed by the buffer data.
- The second cycle is a Sub-Op-Code, the data written on third cycle is N-1; $1 \le N \le 512$. The subsequent cycles load data words into the program buffer at a specified address until word count is achieved, after the data words are loaded, the final cycle is the confirm cycle 0xD0).

Jul 2011 Datasheet Order Number: 320002-11

7.0 Read Operation

The device supports two read modes: asynchronous page mode and synchronous burst mode. Asynchronous page mode is the default read mode after device power-up or a reset. The Read Configuration Register must be configured to enable synchronous burst reads of the flash memory array (see Section 11.2, "Read Configuration Register" on page 40).

The device can be in any of four read states: Read Array, Read Identifier, Read Status or Read CFI. Upon power-up, or after a reset, the device defaults to Read Array. To change the read state, the appropriate read command must be written to the device (see Section 6.0, "Command Set" on page 22).

7.1 Asynchronous Page-Mode Read

Following a device power-up or reset, asynchronous page mode is the default read mode and the device is set to Read Array. However, to perform array reads after any other device operation (e.g. write operation), the Read Array command must be issued in order to read from the flash memory array.

Asynchronous page-mode reads can only be performed when Read Configuration Register bit RCR.15 is set (see Section 11.2, "Read Configuration Register" on page 40).

To perform an asynchronous page-mode read, an address is driven onto the Address bus, and CE# and ADV# are asserted. WE# and RST# must already have been deasserted. WAIT is deasserted during asynchronous page mode. ADV# can be driven high to latch the address, or it must be held low throughout the read cycle. CLK is not used for asynchronous page-mode reads, and is ignored. If only asynchronous reads are to be performed, CLK should be tied to a valid V_{IH} or V_{SS} level, WAIT signal can be floated and ADV# must be tied to ground. Array data is driven onto DQ[15:0] after an initial access time t_{AVOV} delay. (see Section 15.0, "AC Characteristics" on page 54).

In asynchronous page mode, sixteen data words are "sensed" simultaneously from the flash memory array and loaded into an internal page buffer. The buffer word corresponding to the initial address on the Address bus is driven onto DQ[15:0] after the initial access delay. The lowest four address bits determine which word of the 16-word page is output from the data buffer at any given time.

Note: Asynchronous page read mode is only supported in main array.

7.2 Synchronous Burst-Mode Read

To perform a synchronous burst-read, an initial address is driven onto the Address bus, and CE# and ADV# are asserted. WE# and RST# must already have been deasserted. ADV# is asserted, and then deasserted to latch the address. Alternately, ADV# can remain asserted throughout the burst access, in which case the address is latched on the next valid CLK edge while ADV# is asserted.

During synchronous array and non-array read modes, the first word is output from the data buffer on the next valid CLK edge after the initial access latency delay (see Section 11.2.2, "Latency Count" on page 41). Subsequent data is output on valid CLK edges following a minimum delay. However, for a synchronous non-array read, the same word of data will be output on successive clock edges until the burst length requirements are satisfied. Refer to the following waveforms for more detailed information:

- Figure 24, "Synchronous Single-Word Array or Non-array Read Timing" on page 58
- Figure 25, "Continuous Burst Read, Showing An Output Delay Timing" on page 59
- Figure 26, "Synchronous Burst-Mode Four-Word Read Timing" on page 59

Datasheet

Jul 2011
26
Order Number: 320002-11

7.3 Read Device Identifier

The Read Device Identifier command instructs the device to output manufacturer code, device identifier code, block-lock status, protection register data, or configuration register data.

Table 10: Device Identifier Information

Item	Address ⁽¹⁾	Data
Manufacturer Code	0x00	0x89h
Device ID Code	0x01	ID (see Table 11, "Device ID codes")
Block Lock Configuration:		Lock Bit:
Block Is Unlocked		$DQ_0 = 0b0$
Block Is Locked	$BBA^{(1)} + 0x02$	$DQ_0 = 0b1$
Block Is not Locked-Down		$DQ_1 = 0b0$
Block Is Locked-Down		$DQ_1 = 0b1$
Read Configuration Register	0x05	RCR Contents
General Purpose Register ⁽³⁾	DBA ⁽²⁾ + 0x07	GPR Data
Lock Register 0	0x80	PR-LK0 data
64-bit Factory-Programmed OTP Register	0x81-0x84	Factory OTP Register Data
64-bit User-Programmable OTP Register	0x85-0x88	User OTP Register Data
Lock Register 1	0x89	PR-LK1 OTP register lock data
128-bit User-Programmable Protection Registers	0x8A-0x109	OTP Register Data

Notes:

- BBA = Block Base Address.
- 2. DBA = Device base Address, Numonyx reserves other configuration address locations.
- 3. The GPR is used as read out register for Extended Function interface command.

Table 11: Device ID codes

		Device Identifier Codes		
ID Code Type	Device Density	-T (Top Parameter)	-B (Bottom Parameter)	
Device Code	256-Mbit	8919	891C	

Note: The 512-Mbit devices do not have a unique Device ID associated with them. Each die within the stack can be identified by either of the 256-Mbit Device ID codes depending on its parameter option.

7.4 Read CFI

The Read CFI command instructs the device to output Common Flash Interface (CFI) data when read. See Section 6.0, "Command Set" on page 22 for details on issuing the Read CFI command. Appendix A, "Common Flash Interface Tables" on page 67 shows CFI information and address offsets within the CFI database.

Datasheet Jul 2011 27 Order Number: 320002-11

8.0 Program Operation

The device supports three programming methods: Word Programming (40h or 10h), Buffered Programming (E8h, D0h), and Buffered Enhanced Factory Programming (80h, D0h). See Section 5.0, "Bus Operations" on page 20 for details on the various programming commands issued to the device. The following sections describe device programming in detail.

Successful programming requires the addressed block to be unlocked. If the block is locked down, WP# must be deasserted and the block must be unlocked before attempting to program the block. Attempting to program a locked block causes a program error (SR.4 and SR.1 set) and termination of the operation. See Section 10.0, "Security Modes" on page 36 for details on locking and unlocking blocks.

8.1 Word Programming

Word programming operations are initiated by writing the Word Program Setup command to the device (see Section 5.0, "Bus Operations" on page 20). This is followed by a second write to the device with the address and data to be programmed. The device outputs Status Register data when read. See Figure 35, "Word Program Flowchart" on page 79. V_{PP} must be above V_{PPLK} , and within the specified V_{PPL} min/max values.

During programming, the Write State Machine (WSM) executes a sequence of internally-timed events that program the desired data bits at the addressed location, and verifies that the bits are sufficiently programmed. Programming the flash memory array changes "ones" to "zeros". Memory array bits that are zeros can be changed to ones only by erasing the block (see Section 9.0, "Erase Operations" on page 34).

The Status Register can be examined for programming progress and errors by reading at any address. The device remains in the Read Status Register state until another command is written to the device.

Status Register bit SR.7 indicates the programming status while the sequence executes. Commands that can be issued to the device during programming are Program Suspend, Read Status Register, Read Device Identifier, Read CFI, and Read Array (this returns unknown data).

When programming has finished, Status Register bit SR.4 (when set) indicates a programming failure. If SR.3 is set, the WSM could not perform the word programming operation because V_{PP} was outside of its acceptable limits. If SR.1 is set, the word programming operation attempted to program a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow, when word programming has completed.

8.2 Buffered Programming

The device features a 512-word buffer to enable optimum programming performance. For Buffered Programming, data is first written to an on-chip write buffer. Then the buffer data is programmed into the flash memory array in buffer-size increments. This can improve system programming performance significantly over non-buffered programming.

Datasheet

Jul 2011
28
Order Number: 320002-11

When the Buffered Programming Setup command is issued (see Section 6.0, "Command Set" on page 22), Status Register information is updated and reflects the availability of the buffer. SR.7 indicates buffer availability: if set, the buffer is available; if cleared, the buffer is not available.

Note: The device default state is to output SR data after the Buffer Programming Setup Command. CE# and OE# low drive device to update Status Register. It is not allowed to issue 70h to read SR data after E8h command otherwise 70h would be counted as Word Count.

On the next write, a word count is written to the device at the buffer address. This tells the device how many data words will be written to the buffer, up to the maximum size of the buffer.

On the next write, a device start address is given along with the first data to be written to the flash memory array. Subsequent writes provide additional device addresses and data. All data addresses must lie within the start address plus the word count. Optimum programming performance and lower power usage are obtained by aligning the starting address at the beginning of a 512-word boundary (A[9:1] = 0x00 for Easy BGA and TSOP, A[8:0] for QUAD+ package). The maximum buffer size would be 256-word if the misaligned address range is crossing a 512-word boundary during programming.

After the last data is written to the buffer, the Buffered Programming Confirm command must be issued to the original block address. The WSM begins to program buffer contents to the flash memory array. If a command other than the Buffered Programming Confirm command is written to the device, a command sequence error occurs and Status Register bits SR[7,5,4] are set. If an error occurs while writing to the array, the device stops programming, and Status Register bits SR[7,4] are set, indicating a programming failure.

When Buffered Programming has completed, additional buffer writes can be initiated by issuing another Buffered Programming Setup command and repeating the buffered program sequence. Buffered programming may be performed with $V_{PP} = V_{PPL}$ or V_{PPH} (see Section 13.2, "Operating Conditions" on page 51 for limitations when operating the device with $V_{PP} = V_{PPH}$).

If an attempt is made to program past an erase-block boundary using the Buffered Program command, the device aborts the operation. This generates a command sequence error, and Status Register bits SR[5,4] are set.

If Buffered programming is attempted while V_{PP} is at or below V_{PPLK} , Status Register bits SR[4,3] are set. If any errors are detected that have set Status Register bits, the Status Register should be cleared using the Clear Status Register command.

8.3 Buffered Enhanced Factory Programming

Buffered Enhanced Factory Programing (BEFP) speeds up Multi-Level Cell (MLC) flash programming. The enhanced programming algorithm used in BEFP eliminates traditional programming elements that drive up overhead in device programmer systems.

BEFP consists of three phases: Setup, Program/Verify, and Exit (see Figure 38, "BEFP Flowchart" on page 82). It uses a write buffer to spread MLC program performance across 512 data words. Verification occurs in the same phase as programming to accurately program the flash memory cell to the correct bit state.

Datasheet

Jul 2011
29
Order Number: 320002-11

A single two-cycle command sequence programs the entire block of data. This enhancement eliminates three write cycles per buffer: two commands and the word count for each set of 512 data words. Host programmer bus cycles fill the device's write buffer followed by a status check. SR.0 indicates when data from the buffer has been programmed into sequential flash memory array locations.

Following the buffer-to-flash array programming sequence, the Write State Machine (WSM) increments internal addressing to automatically select the next 512-word array boundary. This aspect of BEFP saves host programming equipment the address-bus setup overhead.

With adequate continuity testing, programming equipment can rely on the WSM's internal verification to ensure that the device has programmed properly. This eliminates the external post-program verification and its associated overhead.

8.3.1 **BEFP Requirements and Considerations**

Table 12: BEFP Requirements

Parameter/Issue	Requirement	Notes
Case Temperature	$T_C = 30^{\circ}C \pm 10^{\circ}C$	
V _{CC}	Nominal Vcc	
VPP	Driven to V _{PPH}	
Setup and Confirm	Target block must be unlocked before issuing the BEFP Setup and Confirm commands	
Programming	The first-word address (WAO) of the block to be programmed must be held constant from the setup phase through all data streaming into the target block, until transition to the exit phase is desired	
Buffer Alignment	WA0 must align with the start of an array buffer boundary	1

Word buffer boundaries in the array are determined by A[9:1] for Easy BGA and TSOP, A[8:0] for QUAD+ package (0x000 $^{\circ}$ Note: through 0x1FF). The alignment start point is A[9:1] = 0x000 for Easy BGA and TSOP, A[8:0] = 0x000 for QUAD+ package.

Table 13: BEFP Considerations

Parameter/Issue	Requirement			
Cycling	For optimum performance, cycling must be limited below 50 erase cycles per block.	1		
Programming blocks	BEFP programs one block at a time; all buffer data must fall within a single block	2		
Suspend	BEFP cannot be suspended			
Programming the flash memory array	Programming to the flash memory array can occur only when the buffer is full.	3		

Note:

- Some degradation in performance may occur if this limit is exceeded, but the internal algorithm continues to work properly.

 If the internal address counter increments beyond the block's maximum address, addressing wraps around to the
- 2. beginning of the block.
- If the number of words is less than 512, remaining locations must be filled with 0xFFFF. 3.

8.3.2 **BEFP Setup Phase**

After receiving the BEFP Setup and Confirm command sequence, Status Register bit SR.7 (Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup. A delay before checking SR.7 is required to allow the WSM enough time to perform all of

Jul 2011 Datasheet Order Number: 320002-11 its setups and checks (Block-Lock status, V_{PP} level, etc.). If an error is detected, SR.4 is set and BEFP operation terminates. If the block was found to be locked, SR.1 is also set. SR.3 is set if the error occurred due to an incorrect V_{PP} level.

Note: Reading from the device after the BEFP Setup and Confirm command sequence outputs Status Register data. Do not issue the Read Status Register command; it will be interpreted as data to be loaded into the buffer.

8.3.3 BEFP Program/Verify Phase

After the BEFP Setup Phase has completed, the host programming system must check SR[7,0] to determine the availability of the write buffer for data streaming. SR.7 cleared indicates the device is busy and the BEFP program/verify phase is activated. SR.0 indicates the write buffer is available.

Two basic sequences repeat in this phase: loading of the write buffer, followed by buffer data programming to the array. For BEFP, the count value for buffer loading is always the maximum buffer size of 512 words. During the buffer-loading sequence, data is stored to sequential buffer locations starting at address 0x00. Programming of the buffer contents to the flash memory array starts as soon as the buffer is full. If the number of words is less than 512, the remaining buffer locations must be filled with 0xFFFF.

Caution:

The buffer must be completely filled for programming to occur. Supplying an address outside of the current block's range during a buffer-fill sequence causes the algorithm to exit immediately. Any data previously loaded into the buffer during the fill cycle is not programmed into the array.

The starting address for data entry must be buffer size aligned, if not the BEFP algorithm will be aborted and the program fails and (SR.4) flag will be set.

Data words from the write buffer are directed to sequential memory locations in the flash memory array; programming continues from where the previous buffer sequence ended. The host programming system must poll SR.0 to determine when the buffer program sequence completes. SR.0 cleared indicates that all buffer data has been transferred to the flash array; SR.0 set indicates that the buffer is not available yet for the next fill cycle. The host system may check full status for errors at any time, but it is only necessary on a block basis after BEFP exit. After the buffer fill cycle, no write cycles should be issued to the device until SR.0 = 0 and the device is ready for the next buffer fill.

Note: Any spurious writes are ignored after a buffer fill operation and when internal program is proceeding.

The host programming system continues the BEFP algorithm by providing the next group of data words to be written to the buffer. Alternatively, it can terminate this phase by changing the block address to one outside of the current block's range.

The Program/Verify phase concludes when the programmer writes to a different block address; data supplied must be 0xFFFF. Upon Program/Verify phase completion, the device enters the BEFP Exit phase.

8.3.4 BEFP Exit Phase

When SR.7 is set, the device has returned to normal operating conditions. A full status check should be performed at this time to ensure the entire block programmed successfully. When exiting the BEFP algorithm with a block address change, the read mode will not change. After BEFP exit, any valid command can be issued to the device.

Datasheet Jul 2011 31 Order Number: 320002-11

8.4 Program Suspend

Issuing the Program Suspend command while programming suspends the programming operation. This allows data to be accessed from the device other than the one being programmed. The Program Suspend command can be issued to any device address. A program operation can be suspended to perform reads only. Additionally, a program operation that is running during an erase suspend can be suspended to perform a read operation (see Figure 36, "Program Suspend/Resume Flowchart" on page 80).

When a programming operation is executing, issuing the Program Suspend command requests the WSM to suspend the programming algorithm at predetermined points. The device continues to output Status Register data after the Program Suspend command is issued. Programming is suspended when Status Register bits SR[7,2] are set. Suspend latency is specified in Section 16.0, "Program and Erase Characteristics" on page 64.

To read data from the device, the Read Array command must be issued. Read Array, Read Status Register, Read Device Identifier, Read CFI, and Program Resume are valid commands during a program suspend.

During a program suspend, deasserting CE# places the device in standby, reducing active current. V_{PP} must remain at its programming level, and WP# must remain unchanged while in program suspend. If RST# is asserted, the device is reset.

8.5 Program Resume

The Resume command instructs the device to continue programming, and automatically clears Status Register bits SR[7,2]. This command can be written to any address. If error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted (see Figure 36, "Program Suspend/Resume Flowchart" on page 80).


8.6 Program Protection

When $V_{PP} = V_{IL}$, absolute hardware write protection is provided for all device blocks. If V_{PP} is at or below V_{PPLK} , programming operations halt and SR.3 is set indicating a V_{PP} -level error. Block lock registers are not affected by the voltage level on V_{PP} ; they may still be programmed and read, even if V_{PP} is less than V_{PPLK} .

Datasheet

Jul 2011
32
Order Number: 320002-11

Figure 11: Example VPP Supply Connections



 Datasheet
 Jul 2011

 33
 Order Number: 320002-11

9.0 Erase Operations

Flash erasing is performed on a block basis. An entire block is erased each time an erase command sequence is issued, and only one block is erased at a time. When a block is erased, all bits within that block read as logical ones. The following sections describe block erase operations in detail.

9.1 Block Erase

Block erase operations are initiated by writing the Block Erase Setup command to the address of the block to be erased (see Section 6.0, "Command Set" on page 22). Next, the Block Erase Confirm command is written to the address of the block to be erased. If the device is placed in standby (CE# deasserted) during an erase operation, the device completes the erase operation before entering standby. V_{PP} must be above V_{PPLK} and the block must be unlocked (see Figure 39, "Block Erase Flowchart" on page 83).

During a block erase, the Write State Machine (WSM) executes a sequence of internally-timed events that conditions, erases, and verifies all bits within the block. Erasing the flash memory array changes "zeros" to "ones". Memory block array that are ones can be changed to zeros only by programming the block (see Section 8.0, "Program Operation" on page 28).

The Status Register can be examined for block erase progress and errors by reading any address. The device remains in the Read Status Register state until another command is written. SR.0 indicates whether the addressed block is erasing. Status Register bit SR.7 is set upon erase completion.

Status Register bit SR.7 indicates block erase status while the sequence executes. When the erase operation has finished, Status Register bit SR.5 indicates an erase failure if set. SR.3 set would indicate that the WSM could not perform the erase operation because V_{PP} was outside of its acceptable limits. SR.1 set indicates that the erase operation attempted to erase a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow once the block erase operation has completed.

The Block Erase operation is aborted by performing a reset or powering down the device. In this case, data integrity cannot be ensured, and it is recommended to erase again the blocks aborted.

9.2 Blank Check

The Blank Check operation determines whether a specified main block is blank (i.e. completely erased). Without Blank Check, Block Erase would be the only other way to ensure a block is completely erased. Blank Check is especially useful in the case of erase operation interrupted by a power loss event.

Blank check can apply to only one block at a time, and no operations other than Status Register Reads are allowed during Blank Check (e.g. reading array data, program, erase etc). Suspend and resume operations are not supported during Blank Check, nor is Blank Check supported during any suspended operations.

Blank Check operations are initiated by writing the Blank Check Setup command to the block address. Next, the Check Confirm command is issued along with the same block address. When a successful command sequence is entered, the device automatically enters the Read Status State. The WSM then reads the entire specified block, and determines whether any bit in the block is programmed or over-erased.

Datasheet

Jul 2011
34

Order Number: 320002-11

The status register can be examined for Blank Check progress and errors by reading any address within the block being accessed. During a blank check operation, the Status Register indicates a busy status (SR.7 = 0). Upon completion, the Status Register indicates a ready status (SR.7 = 1). The Status Register should be checked for any errors, and then cleared. If the Blank Check operation fails, which means the block is not completely erased, the Status Register bit SR.5 will be set ("1"). CE# or OE# toggle (during polling) updates the Status Register.

After examining the Status Register, it should be cleared by the Clear Status Register command before issuing a new command. The device remains in Status Register Mode until another command is written to the device. Any command can follow once the Blank Check command is complete.

9.3 Erase Suspend

Issuing the Erase Suspend command while erasing suspends the block erase operation. This allows data to be accessed from memory locations other than the one being erased. The Erase Suspend command can be issued to any device address. A block erase operation can be suspended to perform a word or buffer program operation, or a read operation within any block except the block that is erase suspended (see Figure 40, "Erase Suspend/Resume Flowchart" on page 84).

When a block erase operation is executing, issuing the Erase Suspend command requests the WSM to suspend the erase algorithm at predetermined points. The device continues to output Status Register data after the Erase Suspend command is issued. Block erase is suspended when Status Register bits SR[7,6] are set. Suspend latency is specified in Section 16.0, "Program and Erase Characteristics" on page 64.

To read data from the device (other than an erase-suspended block), the Read Array command must be issued. During Erase Suspend, a Program command can be issued to any block other than the erase-suspended block. Block erase cannot resume until program operations initiated during erase suspend complete. Read Array, Read Status Register, Read Device Identifier, Read CFI, and Erase Resume are valid commands during Erase Suspend. Additionally, Clear Status Register, Program, Program Suspend, Block Lock, Block Unlock, and Block Lock-Down are valid commands during Erase Suspend.

During an erase suspend, deasserting CE# places the device in standby, reducing active current. V_{PP} must remain at a valid level, and WP# must remain unchanged while in erase suspend. If RST# is asserted, the device is reset.

9.4 Erase Resume

The Erase Resume command instructs the device to continue erasing, and automatically clears status register bits SR[7,6]. This command can be written to any address. If status register error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted (see Figure 40, "Erase Suspend/Resume Flowchart" on page 84).

9.5 Erase Protection

When $V_{PP} = V_{IL}$, absolute hardware erase protection is provided for all device blocks. If V_{PP} is at or below V_{PPLK} , erase operations halt and SR.3 is set indicating a V_{PP} -level error.

Datasheet

Jul 2011
35
Order Number: 320002-11

10.0 **Security Modes**

The device features security modes used to protect the information stored in the flash memory array. The following sections describe each security mode in detail.

10.1 **Block Locking**

Individual instant block locking is used to protect user code and/or data within the flash memory array. All blocks power-up in a locked state to protect array data from being altered during power transitions. Any block can be locked or unlocked with no latency. Locked blocks cannot be programmed or erased; they can only be read.

Software-controlled security is implemented using the Block Lock and Block Unlock commands. Hardware-controlled security can be implemented using the Block Lock-Down command along with asserting WP#. Also, V_{PP} data security can be used to inhibit program and erase operations (see Section 8.6, "Program Protection" on page 32 and Section 9.5, "Erase Protection" on page 35).

10.1.1 **Lock Block**

To lock a block, issue the Block Lock Setup command, followed by the Block Lock command issued to the desired block's address. If the Set Read Configuration Register command is issued after the Block Lock Setup command, the device configures the RCR instead.

Block lock and unlock operations are not affected by the voltage level on V_{PD}. The block lock bits may be modified and/or read even if V_{PP} is at or below V_{PPLK} .

10.1.2 **Unlock Block**

The Block Unlock command is used to unlock blocks (see Section 6.0, "Command Set" on page 22). Unlocked blocks can be read, programmed, and erased. Unlocked blocks return to a locked state when the device is reset or powered down. If a block is in a lock-down state, WP# must be deasserted before it can be unlocked (see Figure 12, "Block Locking State Diagram" on page 37).

10.1.3 **Lock-Down Block**

A locked or unlocked block can be locked-down by writing the Block Lock-Down command sequence (see Section 6.0, "Command Set" on page 22). Blocks in a lockdown state cannot be programmed or erased; they can only be read. However, unlike locked blocks, their locked state cannot be changed by software commands alone. A locked-down block can only be unlocked by issuing the Block Unlock command with WP# deasserted. To return an unlocked block to locked-down state, a Block Lock-Down command must be issued prior to changing WP# to V_{II}. Locked-down blocks revert to the locked state upon reset or power up the device (see Figure 12, "Block Locking State Diagram" on page 37).

10.1.4 **Block Lock Status**

The Read Device Identifier command is used to determine a block's lock status (see Section 12.0, "Power and Reset Specifications" on page 49). Data bits DQ[1:0] display the addressed block's lock status; DQ0 is the addressed block's lock bit, while DQ1 is the addressed block's lock-down bit.

Datasheet Order Number: 320002-11




Figure 12: Block Locking State Diagram

Note: LK: Lock Setup Command, 60h; LK/D0h: Unlock Command; LK/01h: Lock Command; LK/2Fh: Lock-Down Command.

10.1.5 Block Locking During Suspend

Block lock and unlock changes can be performed during an erase suspend. To change block locking during an erase operation, first issue the Erase Suspend command. Monitor the Status Register until SR.7 and SR.6 are set, indicating the device is suspended and ready to accept another command.

Next, write the desired lock command sequence to a block, which changes the lock state of that block. After completing block lock or unlock operations, resume the erase operation using the Erase Resume command.

Note: A Lock Block Setup command followed by any command other than Lock Block, Unlock Block, or Lock-Down Block produces a command sequence error and set Status Register bits SR.4 and SR.5. If a command sequence error occurs during an erase suspend, SR.4 and SR.5 remains set, even after the erase operation is resumed. Unless the Status Register is cleared using the Clear Status Register command before resuming the erase operation, possible erase errors may be masked by the command sequence error.

If a block is locked or locked-down during an erase suspend of the *same* block, the lock status bits change immediately. However, the erase operation completes when it is resumed. Block lock operations cannot occur during a program suspend. See Appendix A, "Write State Machine" on page 88, which shows valid commands during an erase suspend.

Datasheet Jul 2011 37 Order Number: 320002-11

10.2 Selectable One-Time Programmable Blocks

The OTP security feature on P30-65nm device is backward compatible to the P30-130nm device. Please see your local Numonyx representative for details about its implementation.

10.3 Password Access

The Password Access is a security enhancement offered on the P30-65nm device. This feature protects information stored in array blocks by preventing content alteration or reads until a valid 64-bit password is received. The Password Access may be combined with Non-Volatile Protection and/or Volatile Protection to create a multi-tiered solution.

Please contact your Numonyx Sales for further details concerning Password Access.

Datasheet

Jul 2011
38

Order Number: 320002-11

11.0 Registers

When non-array reads are performed in asynchronous page mode only the first data is valid and all subsequent data are undefined. When a non-array read operation occurs as synchronous burst mode, the same word of data requested will be output on successive clock edges until the burst length requirements are satisfied.

11.1 Read Status Register

To read the Status Register, issue the Read Status Register command at any address. Status Register information is available to which the Read Status Register, Word Program, or Block Erase command was issued. Status Register data is automatically made available following a Word Program, Block Erase, or Block Lock command sequence. Reads from the device after any of these command sequences outputs the device's status until another valid command is written (e.g. Read Array command).

The Status Register is read using single asynchronous-mode or synchronous burst mode reads. Status Register data is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates and latches the Status Register contents. However, reading the Status Register in synchronous burst mode, CE# or ADV# must be toggled to update status data.

The Device Write Status bit (SR.7) provides overall status of the device. Status register bits SR[6:1] present status and error information about the program, erase, suspend, V_{PP} , and block-locked operations.

Table 14: Status Register Description (Sheet 1 of 2)

Status Registo	er (SR)						Default	Value = 0x80		
Device Write Status	Erase Suspend Status	Erase/Blank Check Status	Program Status				V _{PP} Status	Program Suspend Status	Block-Locked Status	BEFP Status
DWS	ESS	ES	F	S	VPPS	PSS	BLS	BWS		
7	6	5		4	3	2	1	0		
Bit	Nar	ne				Description				
7	Device Ready St		0 = Device is busy; program or erase cycle in progress; SR.0 valid. 1 = Device is ready; SR[6:1] are valid.							
6	Erase Suspend S	Status (ESS)		Erase suspend not in effect. Erase suspend in effect.						
5	Erase /Blank Check Status (ES)	Command	SR.5	SR.4	Description					
4	Program Sequence Error Status (PS)		0 0 1 1	0 1 0 1	Program or Erase operation successful. Program error - operation aborted. Erase or Blank check error - operation aborted. Command sequence error - command aborted.					
3	V _{PP} Status (VPP	5)		P within acceptable limits during program or erase operation. P ≤ VPPLK during program or erase operation.						

Datasheet

Jul 2011
39
Order Number: 320002-11

Table 14: Status Register Description (Sheet 2 of 2)

Status Regist	er (SR)	Default Value = 0x80
2	Program Suspend Status (PSS)	0 = Program suspend not in effect. 1 = Program suspend in effect.
1	Block-Locked Status (BLS)	0 = Block not locked during program or erase. 1 = Block locked during program or erase; operation aborted.
0	BEFP Status (BWS)	After Buffered Enhanced Factory Programming (BEFP) data is loaded into the buffer: 0 = BEFP complete. 1 = BEFP in-progress.

Notes:

- Always clear the Status Register prior to resuming erase operations. It avoids Status Register ambiguity when issuing commands during Erase Suspend. If a command sequence error occurs during an erase-suspend state, the Status Register contains the command sequence error status (SR[7,5,4] set). When the erase operation resumes and finishes, possible errors during the erase operation cannot be detected via the Status Register because it contains the previous error status.
- A Clear SR command (50h) or Reset must be issued with 15µs delay after the Error bits (SR4 or SR5) is set during Program/Erase operations.

11.1.1 **Clear Status Register**

The Clear Status Register command clears the status register. It functions independent of V_{PP}. The Write State Machine (WSM) sets and clears SR[7,6,2], but it sets bits SR[5:3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register.

11.2 **Read Configuration Register**

The RCR is a 16-bit read/write register used to select bus-read mode (synchronous or asynchronous), and to configure synchronous burst read characteristics of the device. To modify RCR settings, use the Configure Read Configuration Register command (see Section 6.0, "Command Set" on page 22).

RCR contents can be examined using the Read Device Identifier command, and then reading from offset 0x05 (see Section 12.0, "Power and Reset Specifications" on page 49).

Upon power-up or exit from reset, the RCR defaults to asynchronous mode.

The following sections describe each RCR bit.

Table 15: Read Configuration Register Description (Sheet 1 of 2)

Read Co	Read Configuration Register (RCR)														
Read Mode	Latency Count		WAIT Polarity	RES	WAIT Delay	Burst Seq	CLK Edge	RES	RES	Burst Wrap	Burst Length		gth		
RM	LC[3:0]				WP	R	WD	BS	CE	R	R	BW	BL[2:0]		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit		Na	me						Des	cription					
15	5 Read Mode (RM)				0 = Synchronous burst-mode read 1 = Asynchronous page-mode read (default)										

Jul 2011 Datasheet Order Number: 320002-11

Table 15: Read Configuration Register Description (Sheet 2 of 2)

14:11	Latency Count (LC[3:0])	0010 = Code 2 0011 = Code 3 0100 = Code 4 0101 = Code 5 0110 = Code 6 0111 = Code 7 1000 = Code 8 1001 = Code 9 1010 = Code 10 1011 = Code 11 1100 = Code 12 1101 = Code 13 1110 = Code 14 1111 = Code 15 (default) (Other bit settings are reserved)
10	WAIT Polarity (WP)	0 =WAIT signal is active low (default) 1 =WAIT signal is active high
9	Reserved (R)	Default "0", Non-changeable
8	WAIT Delay (WD)	0 =WAIT deasserted with valid data 1 =WAIT deasserted one data cycle before valid data (default)
7	Burst Sequence (BS)	Default "0", Non-changeable
6	Clock Edge (CE)	0 = Falling edge 1 = Rising edge (default)
5:4	Reserved (R)	Default "0", Non-changeable
3	Burst Wrap (BW)	0 =Wrap; Burst accesses wrap within burst length set by BL[2:0] 1 =No Wrap; Burst accesses do not wrap within burst length (default)
2:0	Burst Length (BL[2:0])	001 =4-word burst 010 =8-word burst 011 =16-word burst 111 =Continuous-word burst (default) (Other bit settings are reserved)

11.2.1 Read Mode

The Read Mode (RM) bit selects synchronous burst-mode or asynchronous page-mode operation for the device. When the RM bit is set, asynchronous page mode is selected (default). When RM is cleared, synchronous burst mode is selected.

11.2.2 Latency Count

The Latency Count (LC) bits tell the device how many clock cycles must elapse from the rising edge of ADV# (or from the first valid clock edge after ADV# is asserted) until the first valid data word is to be driven onto DQ[15:0]. The input clock frequency is used to determine this value and Figure 13 shows the data output latency for the different settings of LC. The minimum Latency Count for P30-65nm would be Code 4 based on the Max Clock frequency specification of 52 MHz, and there will be zero WAIT States when bursting within the word line. Please also refer to Section 11.2.3, "End of Word Line (EOWL) Considerations" on page 43 for more information on EOWL.

Refer to Table 16, "LC and Frequency Support" on page 43 for Latency Code Settings.

Datasheet

Jul 2011
41
Order Number: 320002-11





Figure 13: First-Access Latency Count

Jul 2011 Order Number: 320002-11

Table 16: LC and Frequency Support

Latency Count Settings	Frequency Support (MHz)
5 (TSOP); 4 (Easy BGA)	≤ 40
5 (Easy BGA)	≤ 52


Figure 14: Example Latency Count Setting using Code 3



11.2.3 End of Word Line (EOWL) Considerations

End of Wordline (EOWL) WAIT states can result when the starting address of the burst operation is not aligned to a 16-word boundary; that is, A[3:0] of start address does not equal 0x0. Figure 15, "End of Wordline Timing Diagram" on page 43 illustrates the end of wordline WAIT state(s), which occur after the first 16-word boundary is reached. The number of data words and the number of WAIT states is summarized in Table 17, "End of Wordline Data and WAIT state Comparison" on page 44for both P30-130nm and P30-65nm devices.

Figure 15: End of Wordline Timing Diagram



Datasheet

Jul 2011
43
Order Number: 320002-11

Table 17: End of Wordline Data and WAIT state Comparison

Latency Count	P30-1	30nm	P30-65nm			
Latency Count	Data States	WAIT States	Data States	WAIT States		
1	Not Supported	Not Supported	Not Supported	Not Supported		
2	4	0 to 1	16	0 to 1		
3	4	0 to 2	16	0 to 2		
4	4	0 to 3	16	0 to 3		
5	4	0 to 4	16	0 to 4		
6	4	0 to 5	16	0 to 5		
7	4	0 to 6	16	0 to 6		
8			16	0 to 7		
9			16	0 to 8		
10			16	0 to 9		
11	Not Supported	Not Supported	16	0 to 10		
12	Not Supported	Not Supported	16	0 to 11		
13			16	0 to 12		
14			16	0 to 13		
15			16	0 to 14		

11.2.4 WAIT Polarity

The WAIT Polarity bit (WP), RCR.10 determines the asserted level (V_{OH} or V_{OL}) of WAIT. When WP is set, WAIT is asserted high (default). When WP is cleared, WAIT is asserted low. WAIT changes state on valid clock edges during active bus cycles (CE# asserted, OE# asserted, RST# deasserted).

11.2.4.1 WAIT Signal Function

The WAIT signal indicates data valid when the device is operating in synchronous mode (RCR.15 =0). The WAIT signal is only "deasserted" when data is valid on the bus.

When the device is operating in synchronous non-array read mode, such as read status, read ID, or read CFI. The WAIT signal is also "deasserted" when data is valid on the bus.

WAIT behavior during synchronous non-array reads at the end of word line works correctly only on the first data access.

When the device is operating in asynchronous page mode, asynchronous single word read mode, and all write operations, WAIT is set to a deasserted state as determined by RCR.10. See Figure 22, "Asynchronous Single-Word Read (ADV# Latch)" on page 57, and Figure 23, "Asynchronous Page-Mode Read Timing" on page 58.

Datasheet

Jul 2011
44

Order Number: 320002-11

Table 18: WAIT Functionality Table

Condition	WAIT	Notes
CE# = `1', OE# = `X' or CE# = `0', OE# = `1'	High-Z	1
CE# ='0', OE# = '0'	Active	1
Synchronous Array Reads	Active	1
Synchronous Non-Array Reads	Active	1
All Asynchronous Reads	Deasserted	1
All Writes	High-Z	1,2

Notes:

- 1. Active: WAIT is asserted until data becomes valid, then desserts
- 2. When $OE# = V_{IH}$ during writes, WAIT = High-Z

11.2.5 WAIT Delay

The WAIT Delay (WD) bit controls the WAIT assertion-delay behavior during synchronous burst reads. WAIT can be asserted either during or one data cycle before valid data is output on DQ[15:0]. When WD is set, WAIT is deasserted one data cycle before valid data (default). When WD is cleared, WAIT is deasserted during valid data.

11.2.6 Burst Sequence

The Burst Sequence (BS) bit selects linear-burst sequence (default). Only linear-burst sequence is supported. Table 19 shows the synchronous burst sequence for all burst lengths, as well as the effect of the Burst Wrap (BW) setting.

Table 19: Burst Sequence Word Ordering (Sheet 1 of 2)

Start	Burst	Burst Addressing Sequence (DEC)							
Addr. (DEC)	Wrap (RCR.3)	4-Word Burst (BL[2:0] = 0b001)	8-Word Burst (BL[2:0] = 0b010)	16-Word Burst (BL[2:0] = 0b011)	Continuous Burst (BL[2:0] = 0b111)				
0	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6				
1	0	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-515-0	1-2-3-4-5-6-7				
2	0	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-615-0-1	2-3-4-5-6-7-8				
3	0	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-715-0-1-2	3-4-5-6-7-8-9				
4	0		4-5-6-7-0-1-2-3	4-5-6-7-815-0-1-2-3	4-5-6-7-8-9-10				
5	0		5-6-7-0-1-2-3-4	5-6-7-8-915-0-1-2-3- 4	5-6-7-8-9-10-11				
6	0		6-7-0-1-2-3-4-5	6-7-8-9-1015-0-1-2- 3-4-5	6-7-8-9-10-11-12				
7	0		7-0-1-2-3-4-5-6	7-8-9-1015-0-1-2-3- 4-5-6	7-8-9-10-11-12-13				
:	i i	:	:	:	:				
14	0			14-15-0-1-212-13	14-15-16-17-18-19-20- 				
15	0			15-0-1-2-313-14	15-16-17-18-19-20-21- 				
:	÷	:	:	i i	:				
0	1	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6				

Datasheet
45

Jul 2011
Order Number: 320002-11

Table 19: Burst Sequence Word Ordering (Sheet 2 of 2)

1	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-515-16	1-2-3-4-5-6-7
2	1	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-5-616-17	2-3-4-5-6-7-8
3	1	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-717-18	3-4-5-6-7-8-9
4	1		4-5-6-7-8-9-10-11	4-5-6-7-818-19	4-5-6-7-8-9-10
5	1		5-6-7-8-9-10-11-12	5-6-7-8-919-20	5-6-7-8-9-10-11
6	1		6-7-8-9-10-11-12-13	6-7-8-9-1020-21	6-7-8-9-10-11-12
7	1		7-8-9-10-11-12-13-14	7-8-9-10-1121-22	7-8-9-10-11-12-13
i	i	:	:	i	i
14	1			14-15-16-17-1828-29	14-15-16-17-18-19-20-
15	1			15-16-17-18-1929-30	15-16-17-18-19-20-21-

11.2.7 Clock Edge

The Clock Edge (CE) bit selects either a rising (default) or falling clock edge for CLK. This clock edge is used at the start of a burst cycle, to output synchronous data, and to assert/deassert WAIT.

11.2.8 Burst Wrap

The Burst Wrap (BW) bit determines whether 4-word, 8-word, or 16-word burst length accesses wrap within the selected word-length boundaries or cross word-length boundaries. When BW is set, burst wrapping does not occur (default). When BW is cleared, burst wrapping occurs.

When performing synchronous burst reads with BW set (no wrap), an output delay may occur when the burst sequence crosses its first device-row (16-word) boundary. If the burst sequence's start address is 4-word aligned, then no delay occurs. If the start address is at the end of a 4-word boundary, the worst case output delay is one clock cycle less than the first access Latency Count. This delay can take place only once, and doesn't occur if the burst sequence does not cross a device-row boundary. WAIT informs the system of this delay when it occurs.

11.2.9 Burst Length

The Burst Length bits (BL[2:0]) select the linear burst length for all synchronous burst reads of the flash memory array. The burst lengths are 4-word, 8-word, 16-word or continuous.

Continuous-burst accesses are linear only, and do not wrap within any word length boundaries (see Table 19, "Burst Sequence Word Ordering" on page 45). When a burst cycle begins, the device outputs synchronous burst data until it reaches the end of the "burstable" address space.

11.3 One-Time-Programmable (OTP) Registers

The device contains 17 one-time programmable (OTP) registers that can be used to implement system security measures and/or device identification. Each OTP register can be individually locked.

The first 128-bit OTP Register is comprised of two 64-bit (8-word) segments. The lower 64-bit segment is pre-programmed at the Numonyx factory with a unique 64-bit number. The upper 64-bit segment, as well as the other sixteen 128-bit OTP Registers,

Datasheet

Jul 2011
46
Order Number: 320002-11

are blank. Users can program these registers as needed. Once programmed, users can then lock the OTP Register(s) to prevent additional bit programming (see Figure 16, "OTP Register Map" on page 47).

The OTP Registers contain one-time programmable (OTP) bits; when programmed, PR bits cannot be erased. Each OTP Register can be accessed multiple times to program individual bits, as long as the register remains unlocked.

Each OTP Register has an associated Lock Register bit. When a Lock Register bit is programmed, the associated OTP Register can only be read; it can no longer be programmed. Additionally, because the Lock Register bits themselves are OTP, when programmed, Lock Register bits cannot be erased. Therefore, when a OTP Register is locked, it cannot be unlocked.




Figure 16: OTP Register Map

11.3.1 Reading the OTP Registers

The OTP Registers can be read from OTP-RA address. To read the OTP Register, first issue the Read Device Identifier command at OTP-RA address to place the device in the Read Device Identifier state (see Section 6.0, "Command Set" on page 22). Next,

Datasheet Jul 2011 47 Order Number: 320002-11 perform a read operation using the address offset corresponding to the register to be read. Table 10, "Device Identifier Information" on page 27 shows the address offsets of the OTP Registers and Lock Registers. PR data is read 16 bits at a time.

11.3.2 Programming the OTP Registers

To program an OTP Register, first issue the Program OTP Register command at the parameter's base address plus the offset of the desired OTP Register location (see Section 6.0, "Command Set" on page 22). Next, write the desired OTP Register data to the same OTP Register address (see Figure 16, "OTP Register Map" on page 47).

The device programs the 64-bit and 128-bit user-programmable OTP Register data 16 bits at a time (see Figure 42, "Protection Register Programming Flowchart" on page 86). Issuing the Program OTP Register command outside of the OTP Register's address space causes a program error (SR.4 set). Attempting to program a locked OTP Register causes a program error (SR.4 set) and a lock error (SR.1 set).

Note:

When programming the OTP bits in the OTP registers for a **Top Parameter Device**, the following upper address bits must also be driven properly: A[Max:17] driven high (V_{IH}) for TSOP and Easy BGA packages, and A[Max:16] driven high (V_{IH}) for QUAD+ SCSP.

11.3.3 Locking the OTP Registers

Each OTP Register can be locked by programming its respective lock bit in the Lock Register. To lock a OTP Register, program the corresponding bit in the Lock Register by issuing the Program Lock Register command, followed by the desired Lock Register data (see Section 6.0, "Command Set" on page 22). The physical addresses of the Lock Registers are 0x80 for register 0 and 0x89 for register 1. These addresses are used when programming the lock registers (see Table 10, "Device Identifier Information" on page 27).

Bit 0 of Lock Register 0 is already programmed during the manufacturing process by Numonyx factory, locking the lower half segment of the first 128-bit OTP Register. Bit 1 of Lock Register 0 can be programmed by user to the upper half segment of the first 128-bit OTP Register. When programming Bit 1 of Lock Register 0, all other bits need to be left as '1' such that the data programmed is 0xFFFD.

Lock Register 1 controls the locking of the upper sixteen 128-bit OTP Registers. Each bit of Lock Register 1 corresponds to a specific 128-bit OTP Register. Programming a bit in Lock Register 1 locks the corresponding 128-bit OTP Register; e.g., programming LR1.0 locks the corresponding OTP Register 1.

Caution: After being locked, the OTP Registers cannot be unlocked.

Datasheet

Jul 2011
48
Order Number: 320002-11

12,0 **Power and Reset Specifications**

12.1 **Power-Up and Power-Down**

Power supply sequencing is not required if VPP is connected to VCC or VCCQ. Otherwise V_{CC} and V_{CCO} should attain their minimum operating voltage before applying V_{PP}.

Power supply transitions should only occur when RST# is low. This protects the device from accidental programming or erasure during power transitions.

12.2 **Reset Specifications**

Asserting RST# during a system reset is important with automated program/erase devices because systems typically expect to read from flash memory when coming out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization may not occur. This is because the flash memory may be providing status information, instead of array data as expected. Connect RST# to the same active low reset signal used for CPU initialization.

Also, because the device is disabled when RST# is asserted, it ignores its control inputs during power-up/down. Invalid bus conditions are masked, providing a level of memory protection.

Table 20: Power and Reset

Num	Symbol	Parameter	Min	Max	Unit	Notes
P1	t _{PLPH}	RST# pulse width low	100	-	ns	1,2,3,4
P2	+	RST# low to device reset during erase	-	25		1,3,4,7
F Z	^L PLRH	RST# low to device reset during program	-	25	us	1,3,4,7
Р3	t _{VCCPH}	V _{CC} Power valid to RST# de-assertion (high)	300	-		1,4,5,6

Notes:

- These specifications are valid for all device versions (packages and speeds).
- The device may reset if t_{PLPH} is < $t_{\text{PLPH MIN}}$, but this is not guaranteed. Not applicable if RST# is tied to Vcc.
- 3.
- 4. Sampled, but not 100% tested.

- When RST# is tied to the V_{CC} supply, device will not be ready until t_{VCCPH} after $V_{CC} \ge V_{CCMIN}$. When RST# is tied to the V_{CCQ} supply, device will not be ready until t_{VCCPH} after $V_{CC} \ge V_{CCMIN}$. Reset completes within t_{PLPH} if RST# is asserted while no erase or program operation is executing.

Jul 2011 Datasheet Order Number: 320002-11




Figure 17: Reset Operation Waveforms

12.3 Power Supply Decoupling

Flash memory devices require careful power supply de-coupling. Three basic power supply current considerations are 1) standby current levels, 2) active current levels, and 3) transient peaks produced when CE# and OE# are asserted and deasserted.

When the device is accessed, many internal conditions change. Circuits within the device enable charge-pumps, and internal logic states change at high speed. All of these internal activities produce transient signals. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and correct de-coupling capacitor selection suppress transient voltage peaks.

Because flash memory devices draw their power from VCC, VPP, and VCCQ, each power connection should have a 0.1 μ F ceramic capacitor to ground. High-frequency, inherently low-inductance capacitors should be placed as close as possible to package leads.

Additionally, for every eight devices used in the system, a $4.7~\mu F$ electrolytic capacitor should be placed between power and ground close to the devices. The bulk capacitor is meant to overcome voltage droop caused by PCB trace inductance.

Datasheet

Jul 2011
50
Order Number: 320002-11

Maximum Ratings and Operating Conditions 13.0

Absolute Maximum Ratings 13.1

Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent Warning: damage. These are stress ratings only.

Table 21: Absolute Maximum Ratings

Parameter	Maximum Rating	Notes
Temperature under bias	-40 °C to + 85 °C	-
Storage temperature	−65 °C to + 125 °C	-
Voltage on any signal (except V_{CC} , V_{PP} and V_{CCQ})	-2.0 V to + 4.0 V	1
V _{pp} voltage	-2.0 V to + 11.5 V	1,2
V _{CC} voltage	-2.0 V to + 4.0 V	1
V _{CCQ} voltage	-2.0 V to + 5.6 V	1
Output short circuit current	100 mA	3

Notes:

- Voltages shown are specified with respect to VSS. During infrequent non-periodic transitions, the level may undershoot
- to -2.0 V for periods less than 20 ns or overshoot to $V_{CC}+2.0$ V or $V_{CCQ}+2.0$ V for periods less than 20 ns. Program/erase voltage is typically 1.7 V ~ 2.0 V. 9.0 V can be applied for 80 hours maximum total. 9.0 V program/erase 2. voltage may reduce block cycling capability.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.

13.2 **Operating Conditions**

Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Table 22: Operating Conditions

Symbol	Parameter		Min	Max	Unit	Notes
T _C	Operating Temperature			+85	°C	1
V _{CC}	V _{CC} Supply Voltage			2.0		3
V	V _{CCO} I/O Supply Voltage	CMOS inputs	1.7	3.6		
V_{CCQ}	1/O Supply Voltage	TTL inputs	2.4	3.6	V	
V_{PPL}	V _{PP} Voltage Supply (Logic Level)		0.9	3.6		
V _{PPH}	Buffered Enhanced Factory Programming V _{PP}			9.5		
t _{PPH}	Maximum V _{PP} Hours	$V_{PP} = V_{PPH}$	-	80	Hours	2
Block	Main and Parameter Blocks	$V_{PP} = V_{PPL}$	100,000	-		2
Erase	Main Blocks	$V_{PP} = V_{PPH}$	100,000	-	Cycles	
Cycles	Parameter Blocks	$V_{PP} = V_{PPH}$	100,000	-		

Notes:

- T_C = Case Temperature.
- In typical operation VPP program voltage is V_{PPL} .

Jul 2011 Datasheet Order Number: 320002-11

14.0 Electrical Specifications

14.1 DC Current Characteristics

Table 23: DC Current Characteristics (Sheet 1 of 2)

Sym		Paramete	r	Inp (V _C	OS outs co = 3.6 V)	(V _C 2.4 V	inputs cq = ' - 3.6 ')	Unit	Test (Conditions	Notes
				Тур	Max	Тур	Max				
I _{LI}	Input Load	d Current		-	±1	-	±2	μA	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}M$ $V_{IN} = V_{CCQ}$ or	dax V _{SS}	1,6
I _{LO}	Output Leakage Current	DQ[15:0], \	WAIT	-	±1	-	±10	μA	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ}$ or	1ax	1,0
			256-Mbit	65	210	65	210		$V_{CC} = V_{CC}Max$	(
I _{CCS} , I _{CCD}	V _{CC} Stand Power-Do		512-Mbit	130	420	130	420	μA	$V_{CCQ} = V_{CCQ}Max$ $CE\# = V_{CCQ}$ $RST\# = V_{CCQ}$ (for I_{CCS}) $RST\# = V_{SS}$ (for I_{CCD}) $WP\# = V_{IH}$		1.2
		Asynchrono Word f = 5	us Single- MHz (1 CLK)	26	31	26	31	mA	16-Word Read		
	Average	Page-Mode f = 13 MHz		12	16	12	16	mA	16-Word Read	$V_{CC} = V_{CC}Max$ $CE\# = V_{II}$	
I_{CCR}	V _{CC} Read			19	22	19	22	mA	8-Word Read	OE# = V _{IH}	1
	Current	Synchronou f = 52 MHz		16	18	16	18	mA	16-Word Read	Inputs: V _{IL} or V _{IH}	
				21	24	21	24	mA	Continuous Read		
I _{CCW} ,	V _{CC} Progra	am Current,		35	50	35	50	mA	$V_{PP} = V_{PPL}$, Po	m/Ers in progress	1,3,5
I _{CCE}	V _{CC} Erase	Current		35	50	35	50	IIIA	$V_{PP} = V_{PPH}$, Po	gm/Ers in progress	1,3,5
Ţ		am Suspend	256-Mbit	65	210	65	210				
I _{CCWS} , I _{CCES}	Current, V _{CC} Erase Suspend (512-Mbit	70	225	70	225	μA	CE# = V _{CCQ} ; progress	suspend in	1,3,4
I _{PPS} , I _{PPWS} , IPPES	V _{PP} Progra	by Current, am Suspend (Suspend Cur		0.2	5	0.2	5	μA	$V_{PP} = V_{PPL}$, suspend in progress		1,3,7
I _{PPR}	V _{PP} Read			2	15	2	15	μΑ	$V_{PP} = V_{PPL}$	1,3	
T	V Progra	m Current		0.05	0.10	0.05	0.10	mΛ	$V_{PP} = V_{PPL}$, program in progress		-3
I _{PPW}	v _{PP} Progra	am Current		0.05	0.10	0.05	0.10	mA	$V_{PP} = V_{PPH}$, pr	$V_{PP} = V_{PPH_i}$ program in progress	
т	\/ Eraca	Current		0.05	0.10	0.05	0.10	mA	$V_{PP} = V_{PPL}$, era	ase in progress	3
I _{PPE}	V _{PP} Erase	Current		0.05	0.10	0.05	0.10	IIIA	$V_{PP} = V_{PPH}$, er	ase in progress	J

 Datasheet
 Jul 2011

 52
 Order Number: 320002-11

Table 23: DC Current Characteristics (Sheet 2 of 2)

Sym	Parameter	CMOS Inputs (V _{CCO} = 1.7V - 3.6 V)		TTL Inputs (V _{CCQ} = 2.4 V - 3.6 V)		Unit	Test Conditions	Notes
		Тур	Max	Тур	Max			
T	V _{PP} Blank Check	0.05	0.10	0.05	0.10	mA	$V_{PP} = V_{PPL}$	3
I _{PPBC}	VPP DIATIK CHECK	0.05	0.10	0.05	0.10	IIIA	$V_{PP} = V_{PPH}$	3

Notes:

- 1. 2.
- All currents are RMS unless noted. Typical values at typical V $_{CC}$, T $_{C}$ = +25 °C. I $_{CCS}$ is the average current measured over any 5 ms time interval 5 µs after CE# is deasserted.
- 3. Sampled, not 100% tested.
- 4.
- Sampleu, not 100% tested. I_{CCES} is specified with the device deselected. If device is read while in erase suspend, current is I_{CCES} plus I_{CCR} . I_{CCW} I_{CCE} measured over typical or max times specified in Section 16.0, "Program and Erase Characteristics" on page 64. if $V_{IN} > V_{CC}$ the input load current increases to 10uA max. the I_{PPS} , I_{PPWS} , I_{PPES} Will increase to 200uA when Vpp/WP# is at V_{PPH} .

14.2 **DC Voltage Characteristics**

Table 24: DC Voltage Characteristics

Sym	Parameter	CMOS I (V _{CCQ} = 1.7			puts ⁽¹⁾ I V – 3.6 V)	Unit	Test Conditions	Notes	
		Min	Max	Min	Max				
V _{IL}	Input Low Voltage	-0.5	0.4	-0.5	0.6	V		. 2	
V _{IH}	Input High Voltage	V _{CCQ} - 0.4	V _{CCQ} + 0.5	V _{CCQ} - 0.4	V _{CCQ} + 0.5	V		2	
V _{OL}	Output Low Voltage	-	0.2	-	0.2	٧	$\begin{array}{c} V_{CC} = V_{CC} \text{Min} \\ V_{CCQ} = V_{CCQ} \text{Min} \\ I_{OL} = 100 \; \mu\text{A} \end{array}$	-	
V _{OH}	Output High Voltage	V _{CCQ} - 0.2	-	V _{CCQ} - 0.2	-	٧	$V_{CC} = V_{CC} Min$ $V_{CCQ} = V_{CCQ} Min$ $I_{OH} = -100 \mu A$	-	
V _{PPLK}	V _{PP} Lock-Out Voltage	-	0.4	-	0.4	V		3	
V _{LKO}	V _{CC} Lock Voltage	1.0	-	1.0	-	V		-	
V_{LKOQ}	V _{CCQ} Lock Voltage	0.9	-	0.9	-	V		-	
V _{PPL}	V _{PP} Voltage Supply (Logic Level)	1.5	3.6	1.5	3.6	V			
V _{PPH}	Buffered Enhanced Factory Programming V _{PP}	8.5	9.5	8.5	9.5	V			

Notes:


- 1. 2.
- Synchronous read mode is not supported with TTL inputs. V_{IL} can undershoot to -1.0 V for duration of 2ns or less and V_{IH} can overshoot to V_{CCQ} + 1.0 V for durations of 2ns or -1.0 V for durations of 2ns or -1.0
- $V_{PP} \le V_{PPLK}$ inhibits erase and program operations. Do not use V_{PPL} and V_{PPH} outside their valid ranges. 3.

Jul 2011 Datasheet Order Number: 320002-11

AC Characteristics 15.0


15.1 **AC Test Conditions**

Figure 18: AC Input/Output Reference Waveform



AC test inputs are driven at V_{CCQ} for Logic "1" and 0 V for Logic "0". Input/output timing begins/ends at $V_{CCQ}/2$. Input rise and fall times (10% to 90%) < 5 ns. Worst case speed occurs at $V_{CC} = V_{CCMin}$.

Figure 19: Transient Equivalent Testing Load Circuit




Notes:

- See the following table for component values.
- 2. 3. Test configuration component value for worst-case speed conditions.
- C_L includes jig capacitance.

Table 25: Test Configuration Component Value For Worst Case Speed Conditions

Test Configuration	C _L (pF)
V _{CCQ} Min Standard Test	30

Figure 20: Clock Input AC Waveform



Datasheet 54 Jul 2011 Order Number: 320002-11

15.2 Capacitance

Table 26: Capacitance

Parameter	Sigr	nals	Min	Тур	Max	Unit	Condition	Note
Input	Address, Data, CE#, WE#, OE#,	256-Mbit	3	7	8		Typ temp = 25 °C, Max temp = 85 °C, V _{CC} = (0 V - 2.0 V),	
Capacitance	RST#, CLK, ADV#, WP#	256-Mbit/256Mbit	6	14	16	pF		1
Output	Data, WAIT	256-Mbit	3	5	7		$V_{CCQ} = (0 \text{ V} - 3.6 \text{ V}),$ Discrete silicon die	
Capacitance	Data, WAIT	256-Mbit/256Mbit	6	10	14			

Notes:

15.3 AC Read Specifications

Table 27: AC Read Specifications (Sheet 1 of 2)

Num	Symbol	Parameter		Min	Max	Unit	Note
Asynchr	onous Specific	cations				ı	
R1	t _{AVAV}	Read cycle time	Easy BGA/ QUAD+	100	-	ns	-
	,,,,,,		TSOP	110		ns	-
R2	R2 t _{AVQV} Address to output valid		Easy BGA/ QUAD+	-	100	ns	-
	,		TSOP		110	ns	-
R3	t _{ELQV}	CE# low to output valid	Easy BGA/ QUAD+	-	100	ns	-
			TSOP		110	ns	-
R4	t_{GLQV}	OE# low to output valid		-	25	ns	1,2
R5	t _{PHQV}	RST# high to output valid		-	150	ns	1
R6	t _{ELQX}	CE# low to output in low-Z		0	-	ns	1,3
R7	t_{GLQX}	OE# low to output in low-Z		0	-	ns	1,2,3
R8	t _{EHQZ}	CE# high to output in high-Z		-	20	ns	
R9	t _{GHQZ}	OE# high to output in high-Z		-	15	ns	1,3
R10	t _{OH}	Output hold from first occurring address, CE#, or OE# change		0	-	ns	1
R11	t _{EHEL}	CE# pulse width high		17	-	ns	1
R12	t _{ELTV}	CE# low to WAIT valid		-	17	ns	
R13	t _{EHTZ}	CE# high to WAIT high-Z		-	20	ns	1,3
R15	t _{GLTV}	OE# low to WAIT valid		-	17	ns	1
R16	t _{GLTX}	OE# low to WAIT in low-Z		0	-	ns	1,3
R17	t _{GHTZ}	OE# high to WAIT in high-Z		-	20	ns	1,3
Latching	Specification	s	-		•	•	•

 Datasheet
 Jul 2011

 55
 Order Number: 320002-11

^{1.} Sampled, but not 100% tested.

Table 27: AC Read Specifications (Sheet 2 of 2)

Num	Symbol	Parameter		Min	Max	Unit	Note
R101	t _{AVVH}	Address setup to ADV# high		10	-	ns	
R102	t _{ELVH}	CE# low to ADV# high		10	-	ns	
R103	t _{VLQV}	ADV# low to output valid	Easy BGA/ QUAD+	-	100	ns	1
			TSOP	-	110	ns	
R104	t _{VLVH}	ADV# pulse width low		10	-	ns	
R105	t _{VHVL}	ADV# pulse width high		10	-	ns	
R106	t _{VHAX}	Address hold from ADV# high		9	-	ns	1,4
R108	t _{APA}	Page address access		-	25	ns	1
R111	t _{phvh}	RST# high to ADV# high		30	-	ns	1
Clock Sp	pecifications				•		
R200	f _{CLK}	CLK frequency	Easy BGA/ QUAD+	-	52	MHz	
	CEN	, ,	TSOP	-	40	MHz	1,3,5
R201	t _{CLK}	CLK period	Easy BGA/ QUAD+	19.2	-	- ns	
			TSOP	25	-	ns	
R202	t _{CH/CL}	CLK high/low time	Easy BGA/ QUAD+	5	- ns	ns	
			TSOP	9			
R203	t _{FCLK/RCLK}	CLK fall/rise time		0.3	3	ns	
Synchro	nous Specific	ations ⁽⁵⁾					
R301	t _{AVCH/L}	Address setup to CLK	-	9	-	ns	
R302	t _{vLCH/L}	ADV# low setup to CLK	-	9	-	ns	
R303	t _{ELCH/L}	CE# low setup to CLK	-	9	-	ns	1,6
R304	t _{CHQV / tCLQV}	CLK to output valid	Easy BGA/ QUAD+	-	17	ns	
			TSOP	-	20	ns	1, 6
R305	t _{CHQX}	Output hold from CLK	-	3	-	ns	1,6
R306	t _{CHAX}	Address hold from CLK	-	10	-	ns	1,4,6
R307	t _{CHTV}	CLK to WAIT valid	Easy BGA/ QUAD+	-	17	ns	1,6
			TSOP	- 20			
R311	t _{CHVL}	CLK Valid to ADV# Setup	-	3	-	ns	1
R312	t _{CHTX}	WAIT Hold from CLK	Easy BGA/ QUAD+	3	-	ns	1,6
		TSOP 5		-			

Notes:

- See Figure 18, "AC Input/Output Reference Waveform" on page 54 for timing measurements and max allowable input slew rate. 0E# may be delayed by up to t_{ELQV} t_{GLQV} after CE#'s falling edge without impact to t_{ELQV} . Sampled, not 100% tested. Address hold in synchronous burst mode is t_{CHAX} or t_{VHAX} , whichever timing specification is satisfied first. Synchronous read mode is not supported with TTL level inputs. Applies only to subsequent synchronous reads. 1.
- 2. 3. 4. 5. 6.

Datasheet 56 Jul 2011 Order Number: 320002-11

Address [A]

ADV#

CE# [E]

OE# [G]

WAIT [T]

Data [D/Q]

RST# [P]

Figure 21: Asynchronous Single-Word Read (ADV# Low)

Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).




Figure 22: Asynchronous Single-Word Read (ADV# Latch)

Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).

Jul 2011 Order Number: 320002-11




Figure 23: Asynchronous Page-Mode Read Timing

Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).




Figure 24: Synchronous Single-Word Array or Non-array Read Timing

- WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.
- 2. This diagram illustrates the case in which an n-word burst is initiated to the flash memory array and it is terminated by CE# deassertion after the first word in the burst.

Jul 2011 Order Number: 320002-11




Figure 25: Continuous Burst Read, Showing An Output Delay Timing

Notes:

- 1. WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.
- 2. At the end of Word Line; the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 4-word boundary aligned.




Figure 26: Synchronous Burst-Mode Four-Word Read Timing

Note: WAIT is driven per OE# assertion during synchronous array or non-array read. WAIT asserted during initial latency and deasserted during valid data (RCR.10 = 0, WAIT asserted low).

Datasheet

Jul 2011
59
Order Number: 320002-11

15.4 AC Write Specifications

Table 28: AC Write Specifications

Num	Symbol	Parameter	Min	Max	Unit	Notes
W1	t _{PHWL}	RST# high recovery to WE# low	150	-	ns	1,2,3
W2	t _{ELWL}	CE# setup to WE# low	0	-	ns	1,2,3
W3	t _{WLWH}	WE# write pulse width low	50	-	ns	1,2,4
W4	t _{DVWH}	Data setup to WE# high	50	-	ns	1, 2, 12
W5	t _{AVWH}	Address setup to WE# high	50	-	ns	
W6	t _{WHEH}	CE# hold from WE# high	0	-	ns	1 2
W7	t _{WHDX}	Data hold from WE# high	0	-	ns	1,2
W8	t _{WHAX}	Address hold from WE# high	0	-	ns	
W9	t _{WHWL}	WE# pulse width high	20	-	ns	1,2,5
W10	t _{VPWH}	V _{PP} setup to WE# high	200	-	ns	1227
W11	t _{QVVL}	V _{PP} hold from Status read	0	-	ns	1,2,3,7
W12	t _{QVBL}	WP# hold from Status read	0	-	ns	1227
W13	t _{BHWH}	WP# setup to WE# high	200	-	ns	1,2,3,7
W14	t _{WHGL}	WE# high to OE# low	0	-	ns	1,2,9
W16	t _{WHQV}	WE# high to read valid	t _{AVQV} + 35	-	ns	1,2,3,6,10
Write to	Asynchronou	s Read Specifications	'	•	•	
W18	t _{WHAV}	WE# high to Address valid	0	-	ns	1,2,3,6,8
Write to	Synchronous	Read Specifications		•	•	
W19	t _{WHCH/L}	WE# high to Clock valid	19	-	ns	
W20	t _{whvh}	WE# high to ADV# high	19	-	ns	1,2,3,6,10
W28	t _{WHVL}	WE# high to ADV# low	7	-	ns	
Write S	pecifications v	vith Clock Active	•	•	•	
W21	t _{VHWL}	ADV# high to WE# low	-	20	ns	1 2 2 11
W22	t _{CHWL}	Clock high to WE# low	-	20	ns	1,2,3,11

Notes:

- Write timing characteristics during erase suspend are the same as write-only operations.
- 2. A write operation can be terminated with either CE# or WE#.
- 3. Sampled, not 100% tested.
- 4.
- Sampled, not 100% tested.

 Write pulse width low (t_{WLWH} or t_{ELEH}) is defined from CE# or WE# low (whichever occurs last) to CE# or WE# high (whichever occurs first). Hence, $t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$.

 Write pulse width high (t_{WHWL} or t_{EHEL}) is defined from CE# or WE# high (whichever occurs first) to CE# or WE# low (whichever occurs last). Hence, $t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$). t_{WHVH} or $t_{WHCH/L}$ must be met when transiting from a write cycle to a synchronous burst read.

 Vpp and WP# should be at a valid level until erase or program success is determined. 5.
- 6.
- 8. This specification is only applicable when transiting from a write cycle to an asynchronous read. See spec W19 and W20 for synchronous read.
- When doing a Read Status operation following any command that alters the Status Register, W14 is 20 ns. Add 10 ns if the write operation results in a RCR or block lock status change, for the subsequent read operation to 10. reflect this change.
- These specs are required only when the device is in a synchronous mode and clock is active during address setup phase. 11.
- This specification must be complied with by customer's writing timing. The result would be unpredictable if any violation 12. to this timing specification.

Jul 2011 Datasheet Order Number: 320002-11 60

Figure 27: Write-to-Write Timing





Figure 28: Asynchronous Read-to-Write Timing



Note: WAIT deasserted during asynchronous read and during write. WAIT High-Z during write per OE# deasserted.

Datasheet 61 Jul 2011 Order Number: 320002-11





Figure 29: Write-to-Asynchronous Read Timing





Note: WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR.10=0, WAIT asserted low). Clock is ignored during write operation.

Jul 2011 Order Number: 320002-11




Figure 31: Write-to-Synchronous Read Timing

Note: WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR.10=0, WAIT asserted low).

Datasheet Jul 2011 63 Order Number: 320002-11

Program and Erase Characteristics 16.0

Table 29: Program and Erase Specifications

Nivers	Comple al		Davamatan		V _{PPL}			V _{PPH}		Unit	Note
Num	Symbol		Parameter	Min	Тур	Max	Min	Тур	Max	Unit	s
	1	•	Conventional Wo	rd Prog	ramming	9		,	•		,
W200	t _{PROG/W}	Program Time	Single word	-	270	456	-	270	456	μs	1
	•		Buffered Pr	ogramm	ing				•	•	
			Aligned 32-Word, BP time (32 words)	-	310	716	-	310	716		
			Aligned 64-Wd, BP time (64 words)	-	310	900	-	310	900		
W250	t _{PROG}	Program Time	Aligned 128-Wd, BP time (128 words)	-	375	1140	-	375	1140	μs	1
			Aligned 256-Wd, BP time (256 words)	-	505	1690	-	505	1690		
			one full buffer, BP time (512 words)	-	900	3016	-	900	3016		
	•		Buffered Enhanced F	actory F	rogram	ming			•	•	
W451	t _{BEFP/B}	Program	Single byte	n/a	n/a	n/a	-	0.5	-		1,2
W452	t _{BEFP/Setup}	Program	BEFP Setup	n/a	n/a	n/a	5	-	-	μs	1
			Erase and	Susper	nd						
W500	t _{ERS/PB}	Erase Time	32-KByte Parameter	-	0.8	4.0	-	0.8	4.0		
W501	t _{ERS/MB}	- crase rime	128-KByte Main	-	0.8	4.0	-	0.8	4.0	S	1
W600	t _{SUSP/P}		Program suspend	-	25	30	-	25	30		1 1
W601	t _{SUSP/E}	Suspend Latency	Erase suspend	-	25	30	-	25	30	μs	
W602	t _{ERS/SUSP}	1	Erase to Suspend		500	-	-	500	-		1,3
			blank	check	•			•	•	•	•
W702	t _{BC/MB}	blank check	Main Array Block	-	3.2	-	-	3.2	-	ms	

Notes:

Typical values measured at T_C = +25 °C and nominal voltages. Performance numbers are valid for all speed versions. Excludes system overhead. Sampled, but not 100% tested.

2. 3. Averaged over entire device.

Datasheet 64 Jul 2011 Order Number: 320002-11

W602 is the typical time between an initial block erase or erase resume command and the a subsequent erase suspend command. Violating the specification repeatedly during any particular block erase may cause erase failures.

17.0 Ordering Information

17.1 Discrete Products

Figure 32: Decoder for Discrete P30-65nm




Table 30: Valid Combinations for Discrete Products

256-Mbit
JS28F256P30BF*
JS28F256P30TF*
RC28F256P30BF*
RC28F256P30TF*
PC28F256P30BF*
PC28F256P30TF*

Note: The last digit is randomly assigned to cover packing media and/or features or other specific configuration. For further information on ordering products or for product part numbers, go to:

http://www.micron.com/partscatalog.html?categoryPath=products/nor_flash/parallel_nor_flash.

Datasheet

5

Order Number: 320002-11

17.2 **SCSP Products**

Figure 33: Decoder for SCSP P30-65nm




Table 31: Valid Combinations for Dual-Die Products

256-Mbit	512-Mbit*
	RD48F4400P0VBQE*
PF48F4000P0ZBQE*	PF48F4400P0VBQE*
PF48F4000P0ZTQE*	RC48F4400P0VB0E*
	PC48F4400P0VB0E*

- 1. 2.
- The "B" parameter is used for Top(Die1)/Bot(Die2) stack option in the 512-Mbit density. The last digit is randomly assigned to cover packing media and/or features or other specific configuration. For further information on ordering products or for product part numbers, go to:

http://www.micron.com/partscatalog.html?categoryPath=products/nor_flash/parallel_nor_flash.

Jul 2011 Order Number: 320002-11

Appendix A Supplemental Reference Information

A.1 Common Flash Interface Tables

The Common Flash Interface (CFI) is part of an overall specification for multiple command-set and control-interface descriptions. This appendix describes the database structure containing the data returned by a read operation after issuing the Read CFI command (see Section 6.0, "Command Set" on page 22). System software can parse this database structure to obtain information about the flash device, such as block size, density, bus width, and electrical specifications. The system software will then know which command set(s) to use to properly perform flash writes, block erases, reads and otherwise control the flash device.

A.1.1 CFI Structure Output

The CFI database allows system software to obtain information for controlling the flash device. This section describes the device's CFI-compliant interface that allows access to CFI data.

CFI data are presented on the lowest-order data outputs (DQ_{7-0}) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this family of devices, the CFI table device starting address is a 10h, which is a word address for x16 devices.

For a word-wide (x16) device, the first two CFI-structure bytes, ASCII "Q" and "R," appear on the low byte at word addresses 10h and 11h. This CFI-compliant device outputs 00h data on upper bytes. The device outputs ASCII "Q" in the low byte (DQ $_{7-0}$) and 00h in the high byte (DQ $_{15-8}$).

At CFI addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

In all of the following tables, addresses and data are represented in hexadecimal notation, so the "h" suffix has been dropped. In addition, since the upper byte of wordwide devices is always "00h," the leading "00" has been dropped from the table notation and only the lower byte value is shown. Any x16 device outputs can be assumed to have 00h on the upper byte in this mode.

Table 32: Summary of CFI Structure Output as a Function of Device and Mode

Device	Hex Offset	Hex Code	ASCII Value
	00010:	51	"Q"
Device Addresses	00011:	52	"R"
	00012:	Set Code 10: 51 11: 52	"Y"

Datasheet

Jul 2011
67
Order Number: 320002-11

Table 33: Example of CFI Structure Output of x16 Devices

Offset	Hex Code	Value
A _X -A ₁	D ₁₅	5-D ₀
00010h	0051	"Q"
00011h	0052	"R"
00012h	0059	"γ"
00013h	P_ID _{LO}	PrVendor ID#
00014h	P_ID _{HI}	Prvendor 1D#
00015h	P _{LO}	PrVendor TblAdr
00016h	P _{HI}	Prvendor IbiAdi
00017h	A_ID _{LO}	AltVendor ID#
00018h	A_ID _{HI}	Aitveildol ID#

A.1.2 CFI Structure Overview

The CFI command causes the flash component to display the Common Flash Interface (CFI) structure or "database." The structure sub-sections and address locations are summarized below.

Table 34: CFI Structure

00001-Fh	Reserved	Reserved for vendor-specific information		
00010h	CFI query identification string	Command set ID and vendor data offset		
0001Bh	System interface information	Device timing & voltage information		
00027h	Device geometry definition	Flash device layout		
P ⁽³⁾	Primary Numonyx-specific Extended Query Table	Vendor-defined additional information specific to the Primary Vendor Algorithm		

Notes:

- Refer to the CFI Structure Output section and offset 28h for the detailed definition of offset address as a function of device bus width and mode.
- BA = Block Address beginning location (i.e., 08000h is block 1's beginning location when the block size is 32-KWord).
- 3. Offset 15 defines "P" which points to the Primary Numonyx-specific Extended CFI Table.

A.1.3 Read CFI Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. It also indicates the specification version and supported vendor-specified command set(s).

Datasheet

5ul 2011
68

Order Number: 320002-11

Table 35: CFI Identification

Offset	Length	Description	Add.	Hex Code	Value
10h	3	Query-unique ASCII string "QRY"	10:	51	"Q"
			11:	52	"R"
			12:	59	"Y"
13h	2	Primary vendor command set and control interface ID code.	13:	01	
		16-bit ID code for vendor-specified algorithms	14:	00	
15h	2	Extended Query Table primary algorithm address		0A	
			16:	01	
17h	2	Alternate vendor command set and control interface ID code.	17:	00	
		0000h means no second vendor-specified algorithm exists	18:	00	
19h	2	Secondary algorithm Extended Query Table address.	19:	00	
		0000h means none exists	1A:	00	

Datasheet 3ul 2011 69 Order Number: 320002-11

A.1.4 Device Geometry Definition

Table 36: System Interface Information

Offset	Length	Description	Add	Hex Code	Value
1Bh	1	VCC logic supply minimum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 BCD volts	1B:	17	1.7V
1Ch	1	VCC logic supply maximum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 BCD volts	1C:	20	2.0V
1Dh	1	VPP [programming] supply minimum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 HEX volts	1D:	85	8.5V
1Eh	1	VPP [programming] supply maximum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 HEX volts		95	9.5V
1Fh	1	"n" such that typical single word program time-out = $2^n \mu$ -sec	1F:	09	512µs
20h	1	"n" such that typical full buffer write time-out = $2^n \mu$ -sec	20:	0A	1024µs
21h	1	"n" such that typical block erase time-out = 2 ⁿ m-sec	21:	0A	1s
22h	1	"n" such that typical full chip erase time-out = 2^n m-sec	22:	00	NA
23h	1	"n" such that maximum word program time-out = 2^n times typical		01	1024µs
24h	1	"n" such that maximum buffer write time-out = 2^n times typical		02	4096µs
25h	1	"n" such that maximum block erase time-out = 2^n times typical		02	4s
26h	1	"n" such that maximum chip erase time-out = 2^n times typical	26:	00	NA

Datasheet 70 Jul 2011 Order Number: 320002-11

Table 37: Device Geometry Definition

Offset	Length	Description	Add.	Hex Code	Value
27h	1	"n" such that device size = 2 ⁿ in number of bytes	27:	See tab	ole belov
		Flash device interface code assignment: "n" such that n+1 specifies the bit field that represents the flash device width capabilities as described in the table:	1		
		7 6 5 4 3 2 1 0			
28h	2	x64 x32 x16 x8	28:	01	x16
		15 14 13 12 11 10 9 8			
			29:	00	
2Ah	2	"n" such that maximum number of bytes in w rite buffer = 2 ⁿ	2A:	0A	102
			2B:	00	
		 x = 0 means no erase blocking; the device erases in bulk x specifies the number of device regions with one or more contiguous same-size erase blocks. Symmetrically blocked partitions have one blocking region 	2C:	See tab	ole belo
2Dh	4	Erase Block Region 1 Information bits 0–15 = y, y+1 = number of identical-size erase blocks bits 16–31 = z, region erase block(s) size are z x 256 bytes	2D: 2E: 2F: 30:	See tab	ole belo
31h	4	Erase Block Region 2 Information bits 0–15 = y, y+1 = number of identical-size erase blocks bits 16–31 = z, region erase block(s) size are z x 256 bytes	31: 32: 33: 34:	See tab	ole belo
35h	4	Reserved for future erase block region information	35: 36: 37: 38:	See tab	ole belo

Address	256-Mbit		Address	256-Mbit		
	-В	-т	Address	-В	-Т	
27:	19	19	30:	00	02	
28:	01	01	31:	FE	03	
29:	00	00	32:	00	00	
2A:	0A	0A	33:	00	80	
2B:	00	00	34:	02	00	
2C:	02	02	35:	00	00	
2D:	03	FE	36:	00	00	
2E:	00	00	37:	00	00	
2F:	80	00	38:	00	00	

Datasheet 71 Jul 2011 Order Number: 320002-11

A.1.5 Numonyx-Specific Extended CFI Table

Table 38: Primary Vendor-Specific Extended CF

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+0)h	3	Primary extended query table	10A	50	"P"
(P+1)h		Unique ASCII string "PRI"	10B:	52	"R"
(P+2)h			10C:	49	"ן"
(P+3)h	1	Major version number, ASCII	10D:	31	"1"
(P+4)h	1	Minor version number, ASCII	10E:	34	"4"
(P+5)h	4	Optional feature and command support (1=yes, 0=no)	10F:	E6	
(P+6)h		bits 11–29 are reserved; undefined bits are "0." If bit 31 is	110:	01	
(P+7)h		"1" then another 31 bit field of Optional features follows at	111:	00	
(P+8)h		the end of the bit–30 field.		See tab	le below
		bit 0 Chip erase supported	bit () = 0	No
		bit 1 Suspend erase supported	bit 1	l = 1	Yes
		bit 2 Suspend program supported	bit 2	2 = 1	Yes
		bit 3 Legacy lock/unlock supported	bit 3	3 = 0	No
		bit 4 Queued erase supported	bit 4	1 = 0	No
		bit 5 Instant individual block locking supported		5 = 1	Yes
		bit 6 Protection bits supported	bit 6	S = 1	Yes
		bit 7 Pagemode read supported	bit 7	Yes	
		bit 8 Synchronous read supported	bit 8	Yes	
		bit 9 Simultaneous operations supported	bit 9	No	
		bit 10 Extended Flash Array Blocks supported	bit 1	No	
		bit 30 CFI Link(s) to follow	bit 3	See	
		bit 31 Another "Optional Features" field to follow	bit 3	table below	
(P+9)h	1	Supported functions after suspend: read Array, Status, Query	113:	01	
		Other supported operations are:			
		bits 1–7 reserved; undefined bits are "0"			
		bit 0 Program supported after erase suspend	bit () = 1	Yes
(P+A)h	2	Block status register mask	114:	03	
(P+B)h		bits 2–15 are Reserved; undefined bits are "0"	115:	00	
		bit 0 Block Lock-Bit Status register active	bit () = 1	Yes
		bit 1 Block Lock-Down Bit Status active	bit 1	l = 1	Yes
		bit 4 EFA Block Lock-Bit Status register active	bit 4	1 = 0	No
		bit 5 EFA Block Lock-Down Bit Status active	bit 5	5 = 0	No
(P+C)h	1	$V_{\mathtt{CC}}$ logic supply highest performance program/erase voltage	116:	18	1.8V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 BCD value in volts			
(P+D)h	1	V _{PP} optimum program/erase supply voltage	117:	90	9.0V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 HEX value in volts			

	Disc	rete	512-Mbit			
Address	-В	-T	-В -Т		Т	
Address	-	-	die 1 (B) die 2 (T)		die 1 (T)	die 2 (B)
112:	00	00	40	00	40	00

 Datasheet
 Jul 2011

 72
 Order Number: 320002-11

Table 39: Protection Register Information

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah	_	(Optional flash features and commands)	Add.	Code	Value
(P+E)h	1	Number of Protection register fields in JEDEC ID space.	118:	02	2
		"00h," indicates that 256 protection fields are available			
(P+F)h	4	Protection Field 1: Protection Description	119:	80	80h
(P+10)h		This field describes user-available One Time Programmable	11A:	00	00h
(P+11)h		(OTP) Protection register bytes. Some are pre-programmed	11B:	03	8 byte
(P+12)h		with device-unique serial numbers. Others are user	11C:	03	8 byte
		programmable. Bits 0–15 point to the Protection register Lock			
		byte, the section's first byte. The following bytes are factory			
		pre-programmed and user-programmable.			
		bits 0–7 = Lock/bytes Jedec-plane physical low address			
		bits 8-15 = Lock/bytes Jedec-plane physical high address			
		bits 16-23 = "n" such that 2 ⁿ =factory pre-programmed bytes			
		bits 24-31 = "n" such that 2 ⁿ =user programmable bytes			
(P+13)h	10	Protection Field 2: Protection Description	11D:	89	89h
(P+14)h		Bits 0–31 point to the Protection register physical Lock-word	11E:	00	00h
(P+15)h		address in the Jedec-plane.	11F:	00	00h
(P+16)h		Following bytes are factory or user-programmable.	120:	00	00h
(P+17)h		bits 32–39 = "n" such that n = factory pgm'd groups (low byte)	121:	00	0
(P+18)h		bits 40–47 = "n" such that n = factory pgm'd groups (high byte)	122:	00	0
(P+19)h		bits 48–55 = "n" \ 2n = factory programmable bytes/group	123:	00	0
(P+1A)h		bits 56–63 = "n" such that n = user pgm'd groups (low byte)	124:	10	16
(P+1B)h		bits 64–71 = "n" such that n = user pgm'd groups (high byte)	125:	00	0
(P+1C)h		bits 72–79 = "n" such that 2 ⁿ = user programmable bytes/group	126:	04	16

Datasheet 3ul 2011 73 Order Number: 320002-11

Figure 34: Burst Read Information

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+1D)h	1	Page Mode Read capability	127:	05	32 byt
		bits 0–7 = "n" such that 2 ⁿ HEX value represents the number of			
		read-page bytes. See offset 28h for device word width to			
		determine page-mode data output width. 00h indicates no			
		read page buffer.			
(P+1E)h	1	Number of synchronous mode read configuration fields that follow . 00h	128:	04	4
		indicates no burst capability.			
(P+1F)h	1	Synchronous mode read capability configuration 1	129:	01	4
		Bits 3–7 = Reserved			
		bits 0–2 "n" such that 2 ⁿ⁺¹ HEX value represents the maximum number of			
		continuous synchronous reads when the device is configured for its			
		maximum word width. A value of 07h indicates that the device is capable of			
		continuous linear bursts that will output data until the internal burst counter			
		reaches the end of the device's burstable address space. This filed's 3-bit			
		value can be written directly to the Read Configuration Register bits 0-2 if			
		the device is configured for its maximum word width. See offset 28h for word			
		w idth to determine the burst data output w idth.			
(P+20)h	1	Synchronous mode read capability configuration 2	12A:	02	8
(P+21)h	1	Synchronous mode read capability configuration 3	12B:	03	16
(P+22)h	1	Synchronous mode read capability configuration 4	12C:	07	Cont

Table 40: Partition and Erase Block Region Information

Offs	et ⁽¹⁾		See	table b	elow
P = '	I0Ah	Description		Addr	ess
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
		Number of device hardware-partition regions within the device.	1	12D:	12D:
		x = 0: a single hardw are partition device (no fields follow).			
		x specifies the number of device partition regions containing			
(P+23)h	(P+23)h	one or more contiguous erase block regions.			

Datasheet 74 Jul 2011 Order Number: 320002-11

Table 41: Partition Region 1 Information

Offs	et ⁽¹⁾		See	table b	elow
P = 1	10Ah	Description		Addı	ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
(P+24)h	(P+24)h	Data size of this Parition Region Information field	2	12E:	12E
(P+25)h	(P+25)h	(# addressable locations, including this field)		12F	12F
(P+26)h	(P+26)h	Number of identical partitions within the partition region	2	130:	130:
(P+27)h	(P+27)h			131:	131:
(P+28)h	(P+28)h	Number of program or erase operations allow ed in a partition	1	132:	132:
		bits 0–3 = number of simultaneous Program operations			
		bits 4–7 = number of simultaneous Erase operations			
(P+29)h	(P+29)h	Simultaneous program or erase operations allowed in other partitions while a	1	133:	133:
		partition in this region is in Program mode			
		bits 0–3 = number of simultaneous Program operations			
		bits 4–7 = number of simultaneous Erase operations			
(P+2A)h	(P+2A)h	Simultaneous program or erase operations allowed in other partitions while a	1	134:	134:
		partition in this region is in Erase mode			
		bits 0–3 = number of simultaneous Program operations			
		bits 4–7 = number of simultaneous Erase operations			
(P+2B)h	(P+2B)h	1 71	1	135:	135:
		x = 0 = no erase blocking; the Partition Region erases in bulk			
		x = number of erase block regions w / contiguous same-size			
		erase blocks. Symmetrically blocked partitions have one			
		blocking region. Partition size = (Type 1 blocks)x(Type 1 block sizes)			
		+(Type 2 blocks)x(Type 2 block sizes)++(Type n blocks)x(Type n block			
		sizes)			

Datasheet 75 Jul 2011 Order Number: 320002-11

Table 42: Partition Region 1 Information (continued)

Offs	et ⁽¹⁾		See	table b	elow
P = 1	0Ah	Description		Addı	ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
(P+2C)h	(P+2C)h	Partition Region 1 Erase Block Type 1 Information	4	136:	136:
(P+2D)h	(P+2D)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		137:	137:
(P+2E)h	(P+2E)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		138:	138:
(P+2F)h	(P+2F)h			139:	139:
(P+30)h		Partition 1 (Erase Block Type 1)	2	13A:	13A:
(P+31)h	(P+31)h	Block erase cycles x 1000		13B:	13B:
(P+32)h	(P+32)h	Partition 1 (erase block Type 1) bits per cell; internal EDAC	1	13C:	13C:
		bits 0–3 = bits per cell in erase region			
		bit 4 = internal EDAC used (1=yes, 0=no) bits 5–7 = reserve for future use			
(D:00)1	(D: 00)1		4	100	100
(P+33)h	(P+33)h	Partition 1 (erase block Type 1) page mode and synchronous mode capabilities	1	13D:	13D:
		defined in Table 10.			
		bit 0 = page-mode host reads permitted (1=yes, 0=no) bit 1 = synchronous host reads permitted (1=yes, 0=no)			
		bit 2 = synchronous host reads permitted (1-yes, 0-no)			
(D:04)	(D. 0.4) I	Partition Region 1 (Erase Block Type 1) Programming Region Information	6	405	
(P+34)h	(P+34)h	bits 0–7 = x, 2^x = Programming Region aligned size (bytes)		13E:	13E:
(P+35)h	(P+35)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		13F:	13F:
(P+36)h	(P+36)h	bits 16–23 = y = Control Mode valid size in bytes		140:	140:
(P+37)h	(P+37)h	bits 24-31 = Reserved		141:	141:
(P+38)h	(P+38)h	bits 32-39 = z = Control Mode invalid size in bytes		142:	142:
(P+39)h	(P+39)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:32)		143:	143:
		Partition Region 1 Erase Block Type 2 Information	4	144:	144:
(P+3B)h	(P+3B)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		145:	145:
(P+3C)h	(P+3C)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		146:	146:
(P+3D)h	(P+3D)h	D (1) 4 (5 D) 1 T (0)		147:	147:
(P+3E)h		Partition 1 (Erase Block Type 2)	2	148:	148:
(P+3F)h	(P+3F)h	Block erase cycles x 1000	1	149:	149:
(P+40)h	(P+40)h	Partition 1 (erase block Type 2) bits per cell; internal EDAC bits 0–3 = bits per cell in erase region	1	14A:	14A:
		bit 4 = internal EDAC used (1=yes, 0=no)			
		bits 5–7 = reserve for future use			
(P+41)h	(P+41)h	Partition 1 (erase block Type 2) page mode and synchronous mode capabilities	1	14B:	14B:
(1 . 4 .)	(1 . 4 1)11	defined in Table 10.	·	140.	170.
		bit 0 = page-mode host reads permitted (1=yes, 0=no)			
		bit 1 = synchronous host reads permitted (1=yes, 0=no)			
		bit 2 = synchronous host w rites permitte			
		Partition Region 1 (Erase Block Type 2) Programming Region Information	6		
(P+42)h	(P+42)h	bits 0–7 = x, 2 ^x = Programming Region aligned size (bytes)		14C:	14C:
(P+43)h	(P+43)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		14D:	14D:
(P+44)h	(P+44)h	bits 16–23 = y = Control Mode valid size in bytes		14E:	14E:
(P+45)h	(P+45)h	bits 24-31 = Reserved		14F:	14F:
(P+46)h	(P+46)h	bits 32-39 = z = Control Mode invalid size in bytes		150:	150:
(P+47)h	(P+47)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:32)		151:	151:

Table 43: Partition and Erase Block Region Information

Partition and Erase-block Region Information

Address	256-	-Mbit
	– В	–T
12D:	01	01
12E:	24	24
12F:	00	00
130:		01
131:	00	00
132:	11	11
133:	00	00
134:	00	00
135:	02	02
136:	03	FE
137:	00	00
138:	80	00
139:	00	02
13A	64	64
13B:	00	00
13C:	02	02
13D:	03	03
13E:	00	00
13F:		80
140:		00
141:	00	00
142:	00	00
143:	80	80
144:	FE	03
145:		00
146:		80
147:	02	00
148:	64	64
149:	00	00
14A	02	02
14B:	03	03
14C:	00	00
14D:		80
14E:		00
14F:		00
150:		00
151:	80	80

Datasheet 3ul 2011 77 Order Number: 320002-11

Table 44: CFI Link Information

Offset ⁽¹⁾	Len	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+48)h	4	CFI Link Field bit definitions	152:		
(P+49)h		Bits 0–9 = Address offset (w ithin 32Mbit segment) of referenced CFI table	153:	Se	e
(P+4A)h		Bits 10–27 = nth 32Mbit segment of referenced CFI table	154:	tab	le
(P+4B)h		Bits 28–30 = Memory Type	155:	belo	w
		Bit 31 = Another CFI Link field immediately follows			
(P+4C)h	1	CFI Link Field Quantity Subfield definitions	156:		
		Bits 0–3 = Quantity field (n such that n+1 equals quantity)		Se	e
		Bit 4 = Table & Die relative location		tab	le
		Bit 5 = Link Field & Table relative location		belo	w
		Bits 6–7 = Reserved			


Address	Disc	rete		512-	-Mbit	
	−B	-T	_	В	_	Т
			die 1 (B)	die 2 (T)	die 1 (T)	die 2 (B)
152:	FF	FF	10	FF	10	FF
153:	FF	FF	20	FF	20	FF
154:	FF	FF	00	FF	00	FF
155:	FF	FF	00FF0		00	FF
156:	FF	FF	10	FF	10	FF

 Datasheet
 Jul 2011

 78
 Order Number: 320002-11


A.2 Flowcharts

Figure 35: Word Program Flowchart



Datasheet 3ul 2011 79 Order Number: 320002-11

Figure 36: Program Suspend/Resume Flowchart



Datasheet Jul 2011 80 Order Number: 320002-11

Bus Command Comments Operation Write to Data = E8H Buffer Addr = Block Address Start SR. 7 = Valid Addr = Block Address (Note 7) Device Check SR7 Use Single Word Supports Buffer Writes? No 1 = Device WSM is Busy 0 = Device WSM is Ready Programming Standby ¥ Yes Data = N-1 = Word Count Write N = 0 corresponds to count =1 Addr = Block Address Set Timeout or Loop Counter (Notes1, 2) Data = Write Buffer Data Write (Notes3, 4) Get Next Target Address Data = Write Buffer Data
Addr=Address within buffer range Write (Notes5, 6) Issue Write to Buffer Data = D0 H Addr = Block Address Program Confirm Command E8h Write Block Address Status register Data Read Status Register Block Address CE# and OE# low updates SR Addr = Block Address Read (note 7) Check SR7 Standby 1 = WSM Ready 0 = WSM Busy Timeout 0 = NcIs WSM Ready? or Count Notes: SR.7 = Expired ? 1. Word count values on DQ₀-DQ₁₅ are loaded into the Count register. Count ranges for this device are N=0000h to 01FFh. . 1 = Yes The device outputs the Status Register when read. Write Word Count Block Address 3. Write Buffer contents will be programmed at the device start address or destination flash address Write Buffer Data X = X + 1Start Address 4. Align the start address on a Write Buffer boundary for maximum programming performance (i.e., A₉-A₁ of the start Write Buffer Data address =0). X = 0Address within 5. The device aborts the Buffered Program command if the buffer range current address is outside the original block address No 6. The Status register indicates an "improper command Sequence" if the Buffered Program command is aborted. No Abort Bufferred X = N? Program? Follow this with a Clear Status Register command Yes Yes 7. The device defaults to output SR data after the Buffered Write Confirm D0h Write to another Programming Setup Command (E8h) is issued . CE# or OE# Block Address Block Address must be be toggled to update Status Register. Don't issue the Read SR command (70h), which would be interpreted by the Buffered Program internal state machine as Buffer Word Count. Aborted 8. Full status check can be done after all erase and write Read Status Register sequences complete. Write FFh after the last operation to reset the device to read array mode. No Suspend Yes Suspend SR.7=? Program Program Full Status Check if Desired Another Buffered Programming? No Program Complete

Figure 37: Buffer Program Flowchart

Datasheet 81 Jul 2011 Order Number: 320002-11

Setup Phase Program/Verify Phase Exit Phase Read Status Start Register Read Status Register Issue BEFP <u>Setup</u> Cmd (Data = 0x80) No (SR.0=1) Buffer Ready? No (SR.7=0) Issue BEFP Confirm Cmd
(Data = 00D0h) BEFP Exited ? Yes (SR.0=0) Write Data Word to Buffer Yes (SR.7=1) BEFP Full Status Setup Register check for Delay errors No Buffer Full ? Read Status Finish Register Yes Read Status Register Yes (SR.7=0) BEFP Setup Done?

Program Done ?

Program

More Data ?

No Write 0xFFFFh outside Block

Yes

No (SR.0=1)

Yes (SR.0=0)

Figure 38: BEFP Flowchart

No (SR.7=1)

SR Error Handler (User-Defined)

Exit

82

Jul 2011 Datasheet Order Number: 320002-11




Figure 39: Block Erase Flowchart


Datasheet Jul 2011 83 Order Number: 320002-11

ERASE SUSPEND RESUME PROCEDURE Bus Start Command Comments Operation Read Data= 70h Write Addr= Any device address Status Write 70h Any Address Data= B0h Erase Erase Suspend Write Suspend Addr= Any device address Write B0h Any Address Status register data. Toggle CE# or Read OE# to update Status register Addr=X Read Status Register Check SR7 1= WSM ready Standby 0= WSM busy SR.7 = Check SR6 1 = Erase suspended Standby 0 = Erase completed Erase SR.6 = Completed Data= FFh or40h Read Array Write or Program Addr= Block to program or read Read or Read array or program data from/to Program Read or Write block other than the one being erased Program? Read Array Program Program Data= D0h No Write Data Loop Resume Addr= Any address Done? 1. The $t_{\text{ERS/SUSP}}$ timing between the initial block erase or erase Yes resume command and a subsequent erase suspend command Erase ▼ Resume should be followed. Write D0h Write FFh Any Address Any Addres Read Array Erase Resumed⁽¹⁾ Data Read V Status Write 70h Any Address

Figure 40: Erase Suspend/Resume Flowchart

Datasheet Jul 2011 84 Order Number: 320002-11

Figure 41: Block Lock Operations Flowchart



Datasheet Jul 2011 85 Order Number: 320002-11




Figure 42: Protection Register Programming Flowchart

Datasheet 86

Start **Command Cycle** - Issue Status Register Command - Address = any device address - Data = 0x70 **Data Cycle**- Read Status Register SR[7:0] No SR7 = '1' Yes - Set/Reset Erase Suspend SR6 = '1' by WSM See Suspend/Resume Flowchart No Program Suspend
See Suspend/Resume Flowchart SR2 = '1' Error SR5 = '1' SR4 = '1' Command Sequence No No Error Erase Failure **Error** Program Failure - Set by WSM - Reset by user - See Clear Status Register Command SR3 = '1' V_{PEN/PP} < V_{PENLK/PPLK} No Error SR1 = '1' Block Locked End

Figure 43: Status Register Flowchart

Datasheet 3ul 2011 87 Order Number: 320002-11

A.3 Write State Machine

The Next State Table shows the command state transitions (Next State Table) based on incoming commands. Only one partition can be actively programming or erasing at a time. Each partition stays in its last read state (Read Array, Read Device ID, Read CFI or Read Status Register) until a new command changes it. The next WSM state does not depend on the partition's output state.

Note: IS refers to Illegal State in the Next State Tables

Table 45: Next State Table for P30-65nm (Sheet 1 of 3)

							Co	mma	and 1	npul	and	Res	ulting	C hi	p Ne	xt St	ate ⁽¹)			
Current	: Chip State	Array Read ⁽³⁾	Word Pgm Setup (4,9)	BP Setup (8)	EFI Command Setup	Erase Setup ^(4,9)	BEFP Setup ⁽⁶⁾	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	WSM Operation Completes
		(FFh)	(40h)	(E8h)	(EBh)	(20h)	(80h)	(D0h)	(D0h) (B0) (70h) (50h) (90h, 98h) (60h) (BCh) (C0h) (01h) (2Fh) (03h, 04h)						other	>					
R	Ready	Ready	g 8													N/A					
Lock/RC	R/ECR Setup		Error [Botch])												N/A						
	Setup			Busy							C	IP Bus	Sy		•		•		N/A	OTP Busy	N/A
OTP	Busy	OTP Busy	IS in OTP Busy	ОТР	Busy	IS in Bu	OTP		(OTP Bus	sy			l State Busy		C	TP Bus	у	N/A	OTP Busy	Ready
	IS in OTP Busy Setup		OIP	Busy					Word	Progran	n Busy		0	TP Busy					N/A	Pgm Busy	N/A
	Busy	Pgm Busy	IS in Pgm Busy	Pgm	Busy	IS in Bu	Pgm	Pgm Busy	Pgm Susp		d Pgm I	,		ord Pgi	m Busy	Wor	d Pgm I	Busy	N/A	Pgm Busy	Ready
Word	IS in Pgm Busy											Pgm B	usy							1	
Program	Suspend	Pgm Susp	IS in Pgm Susp	Pgm S	uspend	IS in Su	Pgm Isp	Pgm Busy Pgm Susp Pgm Suspend S						Word Pgm Susp	N/A						
	IS in Pgm Suspend									W	ord Pro	gram S	Suspend								
	EFI Setup										Sub-fu	nction :	Setup								
	Sub-function Setup Sub-op-code										Sub-op										
	Load 1						5	Sub-fun	ction L	oad 2 if	word c	ount >	0, else s	Sub-fur	ction c	onfirm					N/A
	Sub-function Load 2					Sub-fu	nction (Confirm	if data	load ir	progra	m buff	er is cor	mplete,	ELSE S	Sub-fun	ction Lo	ad 2			
	Sub-function Confirm	Sub-function Confirm if data load in program buffer is complete, ELSE Sub-function Load 2 Ready (Error [Botch]) S-fn Busy Ready (Error [Botch])																			
EFI	Sub-function Busy	S-fn Busy	IS in S-fn Busy	S-fn	Busy	Illegal in S-fr	State Busy	S-fn Busy	S-fn Susp	9	6-fn Bus	У	IS in	n S-fn E	Busy	S	-fn Bus	У		S-fn Busy	Ready
	IS in Sub-function Busy			•							Sub-fu	nction	Busy								[]
	Sub-function Susp	S-fn Susp	S-fn Susp Sub-function Support												N/A						
	IS in S-fn Susp									5	Sub-fun	ction S	uspend								

Datasheet

Sul 2011
88

Order Number: 320002-11

Table 45: Next State Table for P30-65nm (Sheet 2 of 3)

			Command Input and Resulting Chip Next State (a) (b) (a) (c) (c) (c) (c) (d) (d) (d) (d) (d) (d) (d) (d) (eck (d) (d) (d) (eck (d) (d) (d) (eck (d) (d) (d) (eck (d) (d) (d) (d) (eck (d) (d) (d) (eck (d) (d) (d) (d) (eck (d) (d) (eck (d) (d) (d) (eck (d) (d) (eck (d) (d) (eck (d) (d) (eck (eck (d) (eck (d) (eck (eck (d) (eck (d) (eck (eck (eck (d) (eck (eck (eck (eck (eck (eck (eck (eck																		
Current	Chip State	Array Read (3)	Word Pgm Setup (4,9)	BP Setup (8)	EFI Command Setup	Erase Setup (4,9)	BEFP Setup ⁽⁶⁾	Confirm (7)	B Pgm/Ers Suspend	Read Status	Clear SR (5)	ନ୍ତୁ Read ID/Query	Setup Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm (7)	Lock-down Blk Confirm (7)	(7) Write ECR/RCR Confirm	Block Address Change	Other Commands (2)	WSM Operation Completes
	Setup	(1111)	(4011)	(LOII)	(LDII)	(2011)	(0011)	(DOII)	(50)	(7011)		(90h, 98h) Load 1	` '	(DCII)	(COII)	(0111)	(2111)	04h)		otilei	
	BP Load 1 (8)								BP Lo	ad 2 if	word c	ount >0), else E	3P conf	irm				Ready	BP Confirm if data	N/A
	BP Load 2 ⁽⁸⁾		BP Confirm if data load in program buffer is complete, ELSE BP load 2 Ready (Error [Botch]) BP Rusy Ready (Error [Botch])														(Error	load in program buffer is complete, else BP load 2	N/A		
Buffer	BP Confirm	Ready (Error [Botch]) Busy Ready (Error [Botch])																			
Pgm (BP)	BP Busy	BP Busy	IS in BP Busy	BP E	Busy	Illegal in BP	State Busy	BP Busy	BP Susp		BP Busy	,	IS i	in BP B	usy		BP Bus	/		BP Busy	Ready
	IS in BP Busy			I				I			B BP	P Busy				I			1		
	BP Susp	BP Susp	IS in BP Susp	BP Su	spend	Illegal in BP	State Busy	BP Busy										BP Susp	N/A		
	IS in BP Susp		l .	l .				l Frace				Suspen	d			l				Ready (Err	
	Setup			dy (Err	or [Bot	ch])		Erase Busy				Rea	dy (Err	or [Bot	ch])				N/A	Botch0])	N/A
	Busy	Erase Busy	IS in Erase Busy	Erase	Busy	IS in Bu	Erase Isy	Erase Busy	sy Susp Clase Busy 13 III Clase Busy Clase Busy N/A Clase Busy								Ers Busy				
Erase	IS in Erase Busy Suspend	Erase Susp	Word Pgm Setup in Erase Susp	BP Setup in Erase Susp	EFI Setup in Erase Susp	IS in Susp	Erase pend	Erase Busy	Era Susi	ese Dend	Erase Susp (Er bits clear)	Erase Susp	Lock/ RCR/ ECR Setup in Erase Susp	Erase Susp	IS in Erase Susp	Era	se Susp	end	N/A	Erase Susp	Ready N/A
	IS in Erase Susp Setup		1					Mord	Dam bi	ov in E	Erase rase Su	Suspe	nd								NI/A
	Busy	Word Pgm busy in Erase Susp	IS in Pgm busy in Ers Susp	Word busy in Su	Erase	IS in Pgm b Ers S	usy in	Word Pgm busy in Erase Susp	Word Pgm Susp in Ers Susp	Word	Pgm bu	ısy in	IS in W in	ord Pgr Ers Su	n busy sp	Word E	Pgm b rase Su	usy in sp	N/A		N/A Erase Susp
Word	Illegal state(IS) in Pgm busy in Erase Suspend							We	ord Pgn	n busy	in Erase	Suspe	nd							Word Pgm Busy in Ers Suspend	IS in Ers Susp
Pgm in Erase Suspend	Suspend	Word Pgm susp in Ers susp	iS in pgm susp in Ers Susp	Word susp su	in Ers	iS in susp Su	in Ers	Word Pgm busy in Erase Susp	Word Pgm susp in Ers susp	Word Pgm susp in Ers susp	Word Pgm Susp in Ers Susp (Er bits clear)	Word Pgm susp in Ers susp	iS in W in	ord Pgi Ers Su	m susp sp		Pgm s Ers sus		N/A		N/A
	Illegal State in Word Program Suspend in Erase Suspend									Word F	gm bus	y in Era	ase Sus	pend							
	Setup BP Load 1 ⁽⁸⁾							BP Loa	d 2 in F		Load 1 i uspend				e BP co	nfirm					
	BP Load 2 ⁽⁸⁾		BP Co	nfirminç	g Erase	Susper				ffer is o						uspend		Ers Susp (Error [Botc h])	BP Confirm in Erase Suspend when count=0, ELSE BP load 2	N/A	
	BP Confirm		rase Su	spend (Error [E	BotchBP	?])	ВР					Eı	rase Su	sp (Err	or [Bot	ch BP])				
BP in Erase Suspend	BP Busy	BP Busy in Ers Susp	BP Busy in Ers Susp	BP Bu Erase	isy in Susp	Illegal in BP E Ers S	State Busy in Susp	Busy in Ers Susp	BP Susp in Ers Susp	BP Bu	sy in Er	s Susp	IS in Eras	BP Bu se Susp	sy in end	BP Bu	sy in Er	s Susp	N/A	BP Busy in Ers Susp	Erase Susp
	IS in BP Busy	BP Busy in Erase Suspend														IS in Ers Susp					
	BP Susp	BP Susp in Ers Susp	IS in BP Susp in Ers Susp	BP Susp	rase	Illegal in BP B Ers S	State Busy in Susp	BP Busy in Ers Susp	BP St Ers		BP Susp in Ers Susp (Er bits clear)	BP Susp in Ers Susp	IS in Eras	BP Bu se Susp	sy in end	BP Su	sp in Er	s Susp	N/A	BP Susp in Ers Susp	N/A
	IS in BP Suspend		•	•				•		BP S	uspend	in Eras	e Suspe	end		•					1

Datasheet 3ul 2011 89 Order Number: 320002-11

Table 45: Next State Table for P30-65nm (Sheet 3 of 3)

							Co	mma	nd I	nput	and	Res	ulting	g Chi	p Ne	xt St	ate ⁽¹	t)			
Current	: Chip State	Array Read ⁽³⁾	Word Pgm Setup (4,9)	BP Setup (8)	EFI Command Setup	Erase Setup ^(4,9)	BEFP Setup ⁽⁶⁾	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	WSM Operation Completes
		(FFh)	(40h)	(E8h)	(EBh)	(20h)	(80h)	(D0h)	n) (B0) (70h) (50h) (90h, (60h) (BCh) (C0h) (01h) (2Fh) (03h, 04h) other												>
	EFI Setup Sub-function												Erase S Erase S								
	Setup Sub-op-code				Cul	E.makia		2 in Fee								E	- F	- C			-
	Load 1 Sub-function Load 2		Sub-function Load 2 in Erase Suspend if word count >0, else Sub-function confirm in Erase Suspend Sub-function Confirm in Erase Suspend if data load in program buffer is complete, ELSE Sub-function Load 2 Sub-function Confirm in Erase Suspend if data load in program buffer is complete, ELSE Sub-function Load 2 Ers Sub-function Load 2 Sub-function Confirm in Erase Suspend if data load in program buffer is complete, ELSE Sub-function Load 2												N/A						
EFI in	Sub-function Confirm			uspend	(Error	[Botch])	S-fn					Е	rase Su	spend (Error [Botch]))			
Erase Suspend	Sub-function Busy	S-fn Busy in Ers Susp	IS in S-fn Busy in Ers Susp		Busy in Ispend	Illegal in S-fr in Ers	Busy	Busy in Ers Susp	S-fn Susp in Ers Susp	S-fn	Busy in Susp	n Ers		S-fn Bu Ers Sus		S-fn	Busy i Susp	n Ers	N/A	S-fn Busy in Ers Susp	Erase Susp
	IS in Sub-function Busy									Sub-f	unction	Busy i	in Ers S	usp							IS in Ers Susp
	Sub-function Susp	S-fn Susp in Ers Susp	IS in S-fn Susp in Ers Susp	S-fn Si in Ers	uspend S Susp	Illegal in S-fr in Ers		S-fn Busy in Ers Susp	S-fn Si in Ers	ispend Susp	S-fn Susp in Ers Susp (Er bits clear)	S-fn Susp in Ers Susp	IS in	S-fn Sı Ers Sus	ısp in	S-fn S	uspend Susp	d in Ers	N/A	S-fn Susp in Ers Susp	N/A
	IS in Phase-1 Susp								Sul	o-Funct	ion Sus	pend ir	n Erase	Suspen	d						
EFA Blo	CR/ECR/Lock lock Setup in Suspend	lock Block Block												N/A							
	Setup		Read	ly (Err	or [Bo	tch])		Busy				Rea	ady (Err	or [Bot	ch])					Ready (Error [Botch])	N/A
Blank Check	Blank Check Busy	BC Busy	IS in BC Busy	BC I	Busy	IS in B	C Busy		Blank Check Busy IS in BC Busy BC Busy N/A BC Busy									BC Busy	Ready		
	IS in Blank Check Busy								E	BP Bus	У										
BEFP	Setup	Ready (Error [Botch]) Dad Data Ready (Error [Botch]) N/A											N/A								
	BEFP Busy	BEF	r rrogr	ain and	verity i	ousy (If	RIOCK	adaress	treate	matche d as da	s addre ta. (7)	ess give	en on Bi	EFP Set	nh com	mana).	comm	ianas	Ready	BEFP Busy	Ready

Table 46: Output Next State Table for P30-65nm

				Co	mma	nd I	nput	to (Chip	and	Resu	lting	Out	put l	MUX	Next	Sta	te ⁽¹⁾		
Current Chip State	Array Read ⁽³⁾	Word Pgm Setup (4,9)	BP Setup (8)	EFI Command Setup	Erase Setup (4,9)	BEFP Setup (6)	Confirm ⁽⁷⁾	Pgm/Ers Suspend	Read Status	Clear SR ⁽⁵⁾	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm ⁽⁷⁾	Lock-down Blk Confirm ⁽⁷⁾	Write ECR/RCR Confirm ⁽⁷⁾	Block Address Change	Other Commands ⁽²⁾	WSM Operation Completes
	(FFh)	(40h)	(E8h)	(EBh)	(20h) (8	80h) ((D0h)	(B0)	(70h)	(50h)	(90h, 98h)	(60h)	(BCh)	(C0h)	(01h)	(2Fh)	(03h, 04h)		other	>
BEFPSetup, BEFP Pgm & Verify Busy, Erase Setup, OTP Setup, BP Setup, Load 1, Load 2 BP Setup, Load1, Load 2 - in Erase Susp. BP Confirm WordPgmSetup, Word Pgm Setup in Erase Susp, BP Confirm in Erase Suspend, EFI Sub-function Confirm WordPgmSetup, Word Pgm Setup in Erase Susp, BP Confirm in Erase Suspend, EFI S-fn Confirm in Ers Susp, Blank Check Setup, Blank Check Setup, Lock/RCR/ECR Setup, Lock/RCR/ECR Setup in Erase Susp							Sta	atus	S Rea		ıs Re	ead					Array Read			s not Change
EFI S-fn Setup, Ld 1, Ld 2 EFI S-fn Setup, Ld1, Ld 2 - in							Ωı	utni	ıt M	UX	will	not	char	nae			4 1		ı	does
Erase Susp. BP Busy		1		ı	1			<u> </u>						.50	I					
BP Busy in Erase Suspend EFI Sub-function Busy EFI Sub-fn Busy in Ers Susp Word Program Busy, Word Pgm Busy in Erase Suspend, OTP Busy Erase Busy	Status Read		atus	Status Read	Statu		Output MUX	r Cilaliye	s Read	Read	Status Read	Sta	tus R	ead		Ou			does	Output MUX
Ready, Word Pgm Suspend, BP Suspend, Phase-1 BP Suspend, Erase Suspend, BP Suspend in Erase Suspend Phase-1 BP Susp in Ers Susp	Array Read	KE	ead	Output MUX doesn't Change	Rea	u	Outpr	DOES IIO	Status	Array	ID/Query Read						not	Chan	ye	

Notes:

- IS refers to *Illegal State* in the Next State Table.
- 2. "Illegal commands" include commands outside of the allowed command set.
- 3.
- "Illegal commands" include commands outside of the allowed command set.

 The device defaults to "Read Array" on powerup.

 If a "Read Array" is attempted when the device is busy, the result will be "garbage" data (we should not tell the user that it will actually be Status Register data). The key point is that the output mux will be pointing to the "array", but garbage data will be output. "Read ID" and "Read Query" commands do the exact same thing in the device. The ID and Query data are located at different locations in the address map.

 The Clear Status command only clears the error bits in the status register if the device is not in the following modes:1.

 WSM running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend, OTP Busy, BEFP modes) 2. Suspend states (Erase Suspend, Pgm Suspend, Pgm Suspend In Erase Suspend).

 BEFP writes are only allowed when the status register bit #0 = 0 or else the data is ignored.

 Confirm commands (Lock Block, Unlock Block, Lock-Down Block, Configuration Register and Blank Check) perform the operation and then move to the Ready State.

 Buffered programming will botch when a different block address (as compared to the address given on the first data write cycle) is written during the BP Load1 and BP Load2 states.

 All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will 4.
- 5.
- 6.
- 7.
- 8.
- All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will 9. not be parsed separately. (I.e. If an erase set-up command is issued followed by a D0h command, the D0h command will not resume the program operation. Issuing the erase set-up places the CUI in an "illegal state". A subsequent command will clear the "illegal state", but the command will be otherwise ignored.

Jul 2011 Datasheet Order Number: 320002-11

Appendix B Conventions - Additional Information

B.1 Conventions

VCC: Signal or voltage connection

V_{CC}: Signal or voltage level

0x: Hexadecimal number prefix h: Hexadecimal number suffix

0b: Binary number prefix

SR.4: Denotes an individual register bit.

A[15:0]: Denotes a group of similarly named signals, such as address or data bus.

A5: Denotes one element of a signal group membership, such as an individual address bit.

Bit: Binary unit

Byte: Eight bits

Word: Two bytes, or sixteen bits

 Kbit:
 1024 bits

 KByte:
 1024 bytes

 KWord:
 1024 words

 Mbit:
 1,048,576 bits

 MByte:
 1,048,576 bytes

 MWord:
 1,048,576 words

B.2 Acronyms

BEFP: Buffer Enhanced Factory Programming

CFI: Common Flash Interface

MLC: Multi-Level Cell

OTP: One-Time Programmable
PLR: Protection Lock Register
PR: Protection Register

RCR: Read Configuration Register
RFU: Reserved for Future Use

SR: Status Register

WSM: Write State Machine

SRD Status Register Data

CUI Command User Interface

EFI Extended Function Interface

PAD Password Access Data

Datasheet Jul 2011 92 Order Number: 320002-11 Main block:

Nomenclature B.3

A group of bits, bytes, or words within the flash memory array that erase simultaneously. The P30-65nm has two block sizes: 32 KByte and 128 KByte. Block:

An array block that is usually used to store code and/or data. Main blocks are larger

than parameter blocks.

Parameter block:

A device with its parameter blocks located at the highest physical address of its Top parameter device :

A device with its parameter blocks located at the lowest physical address of its Bottom parameter device :

memory map.

Datasheet 93 Jul 2011 Order Number: 320002-11

Appendix C Revision History

Revision Date	Revision	Description
Jul 2011	11	Update TSOP lead width "b" symbol. Clarify Add, CLK, WP#, WE# pin description. Maximum rating note clarificaiton. Update Table 14 EOWL of Latency count 2. Next operation delay after pgm/ers SR4,SR5 failure. Update Micron Part catalog link. Correct some other minor errors.
Mar 2010	10	Program performance update in front page, Section 29, "Program and Erase Specifications" and CFI. t _{DVWH} specification comments, Table 28, "AC Write Specifications" on page 60. Erase/program suspend latency specification update, Table 29, "Program and Erase Specifications" on page 64. Leaded TSOP part EOL. Burst latency update and 40MHz spec update, Table 16, "LC and Frequency Support" on page 43. Clarify the capacitance, Table 26, "Capacitance" on page 55. Ordering Information update.
Aug 2009	09	QUAD+ ball height correction to 0.2mm in Figure 4. Update the Block lock Operations, Program Suspend/Resume, Erase Suspend/Resume flowcharts in Figure 41, Figure 36, Figure 40, backward compatible with 130nm. Align the sequence error description in Table 14. Add TSOP 40MHz Burst Spec in Table 27, "AC Read Specifications". Add note 7 in buffer program flowchart Figure 37. Update V _{IL} undershoot and overshoot of Note 2 in Table 24. Update CFI 0x2A data in Table 37, "Device Geometry Definition".
Apr 2009	08	Add 512 Mbit (256/256) memory map in Figure 1, "P30-65nm Memory Map" on page 7 Update QUAD+ signal description by changing A25 into RFU in Figure 8, "QUAD+ SCSP Ballout and Signals" on page 15. Correct RCR.4, RCR.5, RCR.7 and RCR.9 definitions in Table 15, "Read Configuration Register Description" on page 40. Correct A ₀ to A ₁ signal naming and remove invalid x8 information in Table 33, "Example of CFI Structure Output of x16 Devices" on page 68.
Jan 2008	07	Update QUAD+ package ballout H8 from OE# to F2-OE#. See Figure 8, "QUAD+ SCSP Ballout and Signals" on page 15. Update QUAD+ Signal Description A[MAX:1] to A[MAX:0] and its Name and Function. See Figure 6, "QUAD+ SCSP Signal Descriptions" on page 17. Update Virtual Chip Enable Description from Address 25 to the maximum address bit. See Section 1.3, "Virtual Chip Enable Description" on page 6. Update TSOP Pinout P13 from VCC to RFU. See Section 6, "56-Lead TSOP Pinout (256-Mbit)" on page 13. Complete Section 9.2, "Blank Check" on page 34. Minor wording modifications.
Dec 2008	06	Correct page buffer address bit to Four on Section 7.1, "Asynchronous Page-Mode Read" . Correct VHH to V_{PPH} on Table 23, "DC Current Characteristics" on page 52 note 7.
Nov 2008	05	Remove 128M related contents; Return to StrataFlash trademark; Update the buffer program for cross 512-Word boundary; Correct A24 to A25 for virtual CE description in section 1.3; Remove Numonyx Confidential.
Nov 2008	04	Update Buffer program flowchart same as 130nm; Minor wording modifications.

Datasheet Jul 2011 94 Order Number: 320002-11

P30-65nm

Revision Date	Revision	Description
Sep 2008	03	Update trademark; Remove 64M related contents.
July 2008	02	Add W28 AC specification; Fix Buffered Program Command error in figure 38; Update block locking state diagram; Update Address range in Memory Map figure; Change LSB Address in ballout and pinout description from A0 back to A1 to match P30 130nm.
May 2008	01	Initial Release

Datasheet 3ul 2011 95 Order Number: 320002-11

Datasheet 3ul 2011 96 Order Number: 320002-11