DDR SDRAM UDIMM

MT18VDDF6472A – 512MB

For component data sheets, refer to Micron's Web site: www.micron.com

Features

- 184-pin, unbuffered dual in-line memory module (UDIMM)
- Fast data transfer rates: PC2100, PC2700,
- 512MB (64 Meg x 72)
- Supports ECC error detection and correction
- $V_{DD} = V_{DDQ} = 2.5V$
- $V_{DDSPD} = 2.3–3.6V$
- 2.5V I/O (SSTL_2-compatible)
- Internal, pipelined double data rate (DDR) 2*n*-prefetch architecture
- Bidirectional data strobe (DQS) transmitted/ received with data—that is, source-synchronous data capture
- Differential clock inputs (CK and CK#)
- Multiple internal device banks for concurrent operation
- Dual rank
- Selectable burst lengths (BL) 2, 4, or 8
- Auto precharge option
- Auto refresh and self refresh modes: 7.8125µs maximum average periodic refresh interval
- Serial presence-detect (SPD) with EEPROM
- Selectable CAS latency (CL) for maximum compatibility
- Gold edge contacts

Figure 1: 184-Pin UDIMM (MO-206)



Options

	Marking
• Operating temperature[1]	
– Commercial (0°C ≤ T_A ≤ +70°C)	None
• Package	
– 184-pin DIMM (lead-free)	Y
• Memory clock, speed, CAS latency	
– 6.0ns (167 MHz), 333 MT/s, CL = 2.5	-335

Notes: 1. Contact Micron for industrial temperature module offerings.

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	Data Rate (MT/s)			^tRCD (ns)	^tRP (ns)	^tRC (ns)	Notes
		CL = 3	CL = 2.5	CL = 2				
-335	PC2700	–	333	266	18	18	60	1
-265	PC2100	–	266	200	20	20	65	

Notes: 1. The values of ^tRCD and ^tRP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns.

Table 2: Addressing

Parameter	512MB
Refresh count	8K
Row address	8K A[12:0]
Device bank address	4 BA[1:0]
Device configuration	256Mb (32 Meg x 8)
Column address	1K A[9:0]
Module rank address	2 S#[1:0]

Table 3: Part Numbers and Timing Parameters – 512MB Modules

Base device: MT46V32M8,[1] 256Mb DDR SDRAM

Part Number[2]	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL-^{t}RCD-^{t}RP)
MT18VDDF6472AY-335__	512MB	64 Meg x 72	2.7 GB/s	6.0ns/333 MT/s	2.5-3-3

Notes:
1. Data sheets for the base devices can be found on Micron's Web site.
2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes.
   Example: MT18VDDF6472AY-335M1.

Pin Assignments and Descriptions

Table 4: Pin Assignments

184-Pin DDR UDIMM Front							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V_{REF}	24	DQ17	47	DQS8	70	V_{DD}
2	DQ0	25	DQS2	48	A0	71	NC
3	V_{SS}	26	V_{SS}	49	CB2	72	DQ48
4	DQ1	27	A9	50	V_{SS}	73	DQ49
5	DQS0	28	DQ18	51	CB3	74	V_{SS}
6	DQ2	29	A7	52	BA1	75	CK2#
7	V_{DD}	30	V_{DDQ}	53	DQ32	76	CK2
8	DQ3	31	DQ19	54	V_{DDQ}	77	V_{DDQ}
9	NC	32	A5	55	DQ33	78	DQS6
10	NC	33	DQ24	56	DQS4	79	DQ50
11	V_{SS}	34	V_{SS}	57	DQ34	80	DQ51
12	DQ8	35	DQ25	58	V_{SS}	81	V_{SS}
13	DQ9	36	DQS3	59	BA0	82	NF
14	DQS1	37	A4	60	DQ35	83	DQ56
15	V_{DDQ}	38	V_{DD}	61	DQ40	84	DQ57
16	CK1	39	DQ26	62	V_{DDQ}	85	V_{DD}
17	CK1#	40	DQ27	63	WE#	86	DQS7
18	V_{SS}	41	A2	64	DQ41	87	DQ58
19	DQ10	42	V_{SS}	65	CAS#	88	DQ59
20	DQ11	43	A1	66	V_{SS}	89	V_{SS}
21	CKE0	44	CB0	67	DQS5	90	NC
22	V_{DDQ}	45	CB1	68	DQ42	91	SDA
23	DQ16	46	V_{DD}	69	DQ43	92	SCL

184-Pin DDR UDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
93	V_{SS}	116	V_{SS}	139	V_{SS}	162	DQ47
94	DQ4	117	DQ21	140	DQS17	163	NC
95	DQ5	118	A11	141	A10	164	V_{DDQ}
96	V_{DDQ}	119	DM2	142	CB6	165	DQ52
97	DM0	120	V_{DD}	143	V_{DDQ}	166	DQ53
98	DQ6	121	DQ22	144	CB7	167	NF
99	DQ7	122	A8	145	V_{SS}	168	V_{DD}
100	V_{SS}	123	DQ23	146	DQ36	169	DM6
101	NC	124	V_{SS}	147	DQ37	170	DQ54
102	NC	125	A6	148	V_{DD}	171	DQ55
103	NC	126	DQ28	149	DM4	172	V_{DDQ}
104	V_{DDQ}	127	DQ29	150	DQ38	173	NC
105	DQ12	128	V_{DDQ}	151	DQ39	174	DQ60
106	DQ13	129	DM3	152	V_{SS}	175	DQ61
107	DM1	130	A3	153	DQ44	176	V_{SS}
108	V_{DD}	131	DQ30	154	RAS#	177	DM7
109	DQ14	132	V_{SS}	155	DQ45	178	DQ62
110	DQ15	133	DQ31	156	V_{DDQ}	179	DQ63
111	CKE1	134	CB4	157	S0#	180	V_{DDQ}
112	V_{DDQ}	135	CB5	158	S1#	181	SA0
113	NC	136	V_{DDQ}	159	DM5	182	SA1
114	DQ20	137	CK0	160	V_{SS}	183	SA2
115	A12	138	CK0#	161	DQ46	184	V_{DDSPD}

Table 5: Pin Descriptions

Symbol	Type	Description
A[12:0]	Input	**Address inputs:** Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA[1:0]) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA[1:0] define which mode register (or extended mode register) is loaded during the LOAD MODE REGISTER command.
BA[1:0]	Input	**Bank address:** BA[1:0] define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
CK[2:0], CK#[2:0]	Input	**Clock:** CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.
CKE[1:0]	Input	**Clock enable:** CKE (registered HIGH) activates and (registered LOW) deactivates the internal clock, input buffers, and output drivers.
DM[7:0] (DQS[17:9])	Input	**Input data mask:** DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.
S#[1:0]	Input	**Chip selects:** S# (registered LOW) enables and (registered HIGH) disables the command decoder.
SA[2:0]2	Input	**Presence-detect address inputs:** These pins are used to configure the presence-detect device.
SCL	Input	**Serial clock for presence-detect:** SCL is used to synchronize the presence-detect data transfer to and from the module.
RAS#, CAS#, WE#	Input	**Command inputs:** RAS#, CAS#, and WE# (along with S#) define the command being entered.
DQ[63:0]	I/O	**Data input/output:** Data bus.
DQS[8:0]	I/O	**Data strobe:** Output with read data, input with write data. DQS is edge-aligned with read data, center-aligned with write data. Used to capture data.
SDA	I/O	**Serial presence-detect data:** SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
V_{DD}/V_{DDQ}	Supply	**Power supply:** 2.5V ±0.2V (-40B: 2.6V ±0.1V).
V_{DDSPD}	Supply	**Serial EEPROM positive power supply:** 2.3–3.6V.
V_{REF}	Supply	SSTL_2 reference voltage ($V_{DD}/2$).
V_{SS}	Supply	Ground.
NC	–	**No connect:** These pins are not connected on the module.
NF		**No function:** These pins are connected, but provide no function to the module.

Functional Block Diagram

Figure 2: Functional Block Diagram



General Description

The MT18VDDF6472A is high-speed, CMOS, dynamic random access 512MB a memory modules organized in x72 configuration. These modules use 256Mb DDR SDRAM devices with four internal banks.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for DDR SDRAM modules effectively consists of a single 2*n*-bit-wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Serial Presence-Detect Operation

DDR SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to identify the module type and various DDR SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I^2C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA[2:0], which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is connected to V_{SS}, permanently disabling hardware write protect.

Electrical Specifications

Stresses greater than those listed in Table 6 may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated on the device data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 6: Absolute Maximum Ratings

Symbol	Parameter		Min	Max	Units
V_{DD}/V_{DDQ}	V_{DD}/V_{DDQ} supply voltage relative to V_{SS}		–1.0	3.6	V
V_{IN}, V_{OUT}	Voltage on any pin relative to V_{SS}		–0.5	3.2	V
I_I	Input leakage current; Any input $0V \le V_{IN} \le V_{DD}$; V_{REF} input $0V \le V_{IN} \le 1.35V$ (All other pins not under test = 0V)	Address inputs, RAS#, CAS#, WE#, BA	–36	36	µA
		S#, CKE	18	18	
		CK[2:0], CK#[2:0]	–12	12	
		DM	–4	4	
I_{OZ}	Output leakage current; $0V \le V_{OUT} \le V_{DDQ}$; DQ are disabled	DQ, DQS	–10	10	µA
T_A	DRAM ambient operating temperature[1]	Commercial	0	70	°C
		Industrial	–40	85	°C

Notes: 1. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.

Input Capacitance

Micron encourages designers to simulate the performance of the module to achieve optimum values. Simulations are significantly more accurate and realistic than a gross estimation of module capacitance when inductance and delay parameters associated with trace lengths are used in simulations. JEDEC modules are currently designed using simulations to close timing budgets.

Component AC Timing and Operating Conditions

Recommended AC operating conditions are given in the DDR component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades, as shown in Table 7.

Table 7: Module and Component Speed Grades

Module Speed Grade	Component Speed Grade
-335	-6
-265	-75

I_{DD} Specifications

Table 8: I_{DD} Specifications and Conditions – 512MB (Die Revision K)

Values are shown for the MT46V32M8 DDR SDRAM only and are computed from values specified in the 256Mb (32 Meg x 8) component data sheet

Parameter/Condition		Symbol	-335	Units
Operating one bank active-precharge current: $^tRC = ^tRC$ (MIN); $^tCK = ^tCK$ (MIN); DQ, DM, and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles		I_{DD0}[1]	846	mA
Operating one bank active-read-precharge current: BL = 2; $^tRC = ^tRC$ (MIN); $^tCK = ^tCK$ (MIN); I_{OUT} = 0mA; Address and control inputs changing once per clock cycle		I_{DD1}[1]	1071	mA
Precharge power-down standby current: All device banks idle; Power-down mode; $^tCK = ^tCK$ (MIN); CKE = LOW		I_{DD2P}[2]	72	mA
Idle standby current: CS# = HIGH; All device banks idle; $^tCK = ^tCK$ (MIN); CKE = HIGH; Address and other control inputs changing once per clock cycle; $V_{IN} = V_{REF}$ for DQ, DQS, and DM		I_{DD2F}[2]	900	mA
Active power-down standby current: One device bank active; Power-down mode; $^tCK = ^tCK$ (MIN); CKE = LOW		I_{DD3P}[2]	540	mA
Active standby current: CS# = HIGH; CKE = HIGH; One device bank active; $^tRC = ^tRAS$ (MAX); $^tCK = ^tCK$ (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		I_{DD3N}[2]	990	mA
Operating burst read current: BL = 2; Continuous burst reads; One device bank active; Address and control inputs changing once per clock cycle; $^tCK = ^tCK$ (MIN); I_{OUT} = 0mA		I_{DD4R}[1]	1476	mA
Operating burst write current: BL = 2; Continuous burst writes; One device bank active; Address and control inputs changing once per clock cycle; $^tCK = ^tCK$ (MIN); DQ, DM, and DQS inputs changing twice per clock cycle		I_{DD4W}[1]	1476	mA
Auto refresh current	$^tREFC = ^tRFC$ (MIN)	I_{DD5}[2]	1476	mA
	^tREFC = 7.8125µs	I_{DD5A}[2]	108	mA
Self refresh current: CKE ≤ 0.2V		I_{DD6}[2]	72	mA
Operating bank interleave read current: Four device bank interleaving reads (BL = 4) with auto precharge; $^tRC = ^tRC$ (MIN); $^tCK = ^tCK$ (MIN); Address and control inputs change only during active READ or WRITE commands		I_{DD7}[1]	2466	mA

Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks are in I_{DD2P} (CKE LOW) mode.
2. Value calculated reflects all module ranks in this operating condition.

Table 9: I_{DD} Specifications and Conditions – 512MB (Die Revision M)

Values are shown for the MT46V32M8 DDR SDRAM only and are computed from values specified in the 256Mb (32 Meg x 8) component data sheet

Parameter/Condition		Symbol	-335	Units
Operating one bank active-precharge current: $^tRC = ^tRC$ (MIN); $^tCK = ^tCK$ (MIN); DQ, DM, and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles		I_{DD0}[1]	576	mA
Operating one bank active-read-precharge current: BL = 2; $^tRC = ^tRC$ (MIN); $^tCK = ^tCK$ (MIN); I_{OUT} = 0mA; Address and control inputs changing once per clock cycle		I_{DD1}[1]	711	mA
Precharge power-down standby current: All device banks idle; Power-down mode; $^tCK = ^tCK$ (MIN); CKE = LOW		I_{DD2P}[2]	72	mA
Idle standby current: CS# = HIGH; All device banks idle; $^tCK = ^tCK$ (MIN); CKE = HIGH; Address and other control inputs changing once per clock cycle; $V_{IN} = V_{REF}$ for DQ, DQS, and DM		I_{DD2F}[2]	414	mA
Active power-down standby current: One device bank active; Power-down mode; $^tCK = ^tCK$ (MIN); CKE = LOW		I_{DD3P}[2]	252	mA
Active standby current: CS# = HIGH; CKE = HIGH; One device bank active; $^tRC = ^tRAS$ (MAX); $^tCK = ^tCK$ (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		I_{DD3N}[2]	540	mA
Operating burst read current: BL = 2; Continuous burst reads; One device bank active; Address and control inputs changing once per clock cycle; $^tCK = ^tCK$ (MIN); I_{OUT} = 0mA		I_{DD4R}[1]	801	mA
Operating burst write current: BL = 2; Continuous burst writes; One device bank active; Address and control inputs changing once per clock cycle; $^tCK = ^tCK$ (MIN); DQ, DM, and DQS inputs changing twice per clock cycle		I_{DD4W}[1]	891	mA
Auto refresh current	$^tREFC = ^tRFC$ (MIN)	I_{DD5}[2]	981	mA
	^tREFC = 7.8125µs	I_{DD5A}[2]	108	mA
Self refresh current: CKE ≤ 0.2V		I_{DD6}[2]	72	mA
Operating bank interleave read current: Four device bank interleaving reads (BL = 4) with auto precharge; $^tRC = ^tRC$ (MIN); $^tCK = ^tCK$ (MIN); Address and control inputs change only during active READ or WRITE commands		I_{DD7}[1]	1611	mA

Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks are in I_{DD2P} (CKE LOW) mode.
2. Value calculated reflects all module ranks in this operating condition.

Serial Presence-Detect

Table 10: Serial Presence-Detect EEPROM DC Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V_{DDSPD}	2.3	3.6	V
Input high voltage: Logic 1; All inputs	V_{IH}	V_{DDSPD} × 0.7	V_{DDSPD} + 0.5	V
Input low voltage: Logic 0; All inputs	V_{IL}	–1.0	V_{DDSPD} × 0.3	V
Output low voltage: I_{OUT} = 3mA	V_{OL}	–	0.4	V
Input leakage current: V_{IN} = GND to V_{DD}	I_{LI}	–	10	µA
Output leakage current: V_{OUT} = GND to V_{DD}	I_{LO}	–	10	µA
Standby current: SCL = SDA = V_{DD} - 0.3V; All other inputs = V_{SS} or V_{DD}	I_{SB}	–	30	µA
Power supply current: SCL clock frequency = 100 kHz	I_{CC}	–	2.0	mA

Table 11: Serial Presence-Detect EEPROM AC Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	^{t}AA	0.2	0.9	µs	1
Time the bus must be free before a new transition can start	^{t}BUF	1.3	–	µs	
Data-out hold time	^{t}DH	200	–	ns	
Clock/data fall time	^{t}F	–	300	ns	2
Clock/data rise time	^{t}R	–	300	ns	2
Data-in hold time	$^{t}HD:DAT$	0	–	µs	
Start condition hold time	$^{t}HD:STA$	0.6	–	µs	
Clock HIGH period	$^{t}HIGH$	0.6	–	µs	
Noise suppression time constant at SCL, SDA inputs	^{t}I	–	50	ns	
Clock LOW period	^{t}LOW	1.3	–	µs	
SCL clock frequency	^{f}SCL	–	400	kHz	
Data-in setup time	$^{t}SU:DAT$	100	–	ns	
Start condition setup time	$^{t}SU:STA$	0.6	–	µs	3
Stop condition setup time	$^{t}SU:STO$	0.6	–	µs	
WRITE cycle time	^{t}WRC	–	10	ms	4

Notes:
1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
2. This parameter is sampled.
3. For a restart condition or following a WRITE cycle.
4. The SPD EEPROM WRITE cycle time (^{t}WRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistance, and the EEPROM does not respond to its slave address.

Serial Presence-Detect Data

For the latest serial presence-detect data, refer to Micron's SPD page: www.micron.com/SPD.

Module Dimensions

Figure 3: 184-Pin DDR UDIMM



Notes:
1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for additional design dimensions.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
www.micron.com/productsupport Customer Comment Line: 800-932-4992