

# FLASH MEMORY

MT28F200B5 ET, MT28F400B5 ET,  
MT28F800B5 ET

Smart 5 Extended Temperature

## FEATURES

- Extended temperature range operation: -40°C to +85°C
- Boot block architecture:
  - 16KB/4K-word boot block (protected)
  - Two 8KB/4K-word parameter blocks
  - Multiple 128KB/64K-word main blocks
- Smart 5 Voltage Technology:
  - 5V ±10% Vcc
  - 5V ±10% or 12V ±5% Vpp
- Address access time:
  - 80ns
- Available densities:
  - 2Mb, 4Mb, 8Mb
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Automated write and erase algorithm
- Two-cycle WRITE/ERASE sequence
- TSOP packaging option


## OPTIONS

- Timing
  - 80ns access -8
- Boot Block Starting Address
  - Top T
  - Bottom B
- Operating Temperature Range
  - Extended (-40°C to +85°C) ET
- Packages
  - Plastic 48-lead TSOP Type 1 (12mm x 20mm) WG
  - Plastic SOP (600 mil) SG
- Part Number Example: MT28F200B5WG-8 TET

## MARKING

## GENERAL DESCRIPTION

The Micron Smart 5 Extended Temperature flash memory family consists of 2Mb, 4Mb and 8Mb boot block, x16 flash memories. They are fabricated with Micron's advanced CMOS floating-gate process. Device operation and features of the MT28F200B5 ET, MT28F400B5 ET and MT28F800B5 ET are identical to the commercial temperature MT28F200B1, MT28F400B1 and MT28F800B1 respectively, except that extended temperature range operation is supported for all operations (-40°C to +85°C). All parameters for the MT28F200B5 ET, MT28F400B5 ET and MT28F800B5 ET are noted in this data sheet. For further information on device



operation or features, refer to the MT28F200B1, MT28F400B1 or MT28F800B1 data sheets.

Please refer to Micron's web site ([www.micron.com/flash/htmls/datasheets.html](http://www.micron.com/flash/htmls/datasheets.html)) for the latest data sheet revisions.



128K, 256K, 512K x 16  
BOOT BLOCK FLASH MEMORY

NEW

BOOT BLOCK FLASH MEMORY

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-0.5V to +6V**
Input Voltage Relative to Vss .....	-0.5V to +6V**
V <sub>PP</sub> Voltage Relative to Vss .....	-0.5V to +12.6V†
RP# or A9 Pin Voltage Relative to Vss ....	-0.5V to +12.6V†
Temperature under Bias .....	-40°C to +85°C
Storage Temperature (plastic) .....	-55°C to +125°C
Power Dissipation .....	1W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*V<sub>cc</sub>, input and I/O pins may transition to -2V for <20ns and V<sub>cc</sub> + 2V for <20ns.

†Voltage may pulse to -2V for <20ns and 14V for <20ns.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC READ OPERATING CONDITIONS**

(-40°C ≤ T<sub>A</sub> ≤ +85°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub>	2	V <sub>CC</sub> + 0.5	V	1
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub>	-0.5	0.8	V	1
Device Identification Voltage, A9	V <sub>ID</sub>	11.4	12.6	V	1
V <sub>PP</sub> Supply Voltage	V <sub>PP</sub>	-0.5	12.6	V	1

**DC OPERATING CHARACTERISTICS**

(-40°C ≤ T<sub>A</sub> ≤ +85°C; V<sub>CC</sub> = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS (TTL)	V <sub>OH1</sub>	2.4		V	1
Output High Voltage (I <sub>OH</sub> = -2.5mA)					
Output Low Voltage (I <sub>OL</sub> = 5.8mA)	V <sub>OL</sub>		0.45	V	
OUTPUT VOLTAGE LEVELS (CMOS)	V <sub>OH2</sub>	V <sub>CC</sub> - 0.4		V	1
Output High Voltage (I <sub>OH</sub> = -100µA)					
INPUT LEAKAGE CURRENT					
Any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ); all other pins not under test = 0V	I <sub>L</sub>	-1	1	µA	
INPUT LEAKAGE CURRENT: A9 INPUT (11.4V ≤ A9 ≤ 12.6 = V <sub>ID</sub> )	I <sub>ID</sub>		500	µA	
INPUT LEAKAGE CURRENT: RP# INPUT (11.4V ≤ RP# ≤ 12.6 = V <sub>IH</sub> )	I <sub>IH</sub>		500	µA	
OUTPUT LEAKAGE CURRENT (Dout is disabled; 0V ≤ Vout ≤ Vcc)	I <sub>OZ</sub>	-10	10	µA	

**NOTE:** 1. All voltages referenced to Vss.

**CAPACITANCE**
 $(T_A = 25^\circ\text{C}; f = 1 \text{ MHz})$ 

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$C_i$	8	pF	
Output Capacitance	$C_o$	12	pF	

**READ AND STANDBY CURRENT DRAIN**
 $(-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C})$ 

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
READ CURRENT: WORD-WIDE, TTL INPUT LEVELS ( $CE\# = V_{IL}$ ; $OE\# = V_{IH}$ ; $f = 10 \text{ MHz}$ ; Other inputs = $V_{IL}$ or $V_{IH}$ ; $RP\# = V_{IH}$ )	$I_{CC1}$	70	mA	1, 2
READ CURRENT: WORD-WIDE, CMOS INPUT LEVELS ( $CE\# \leq 0.2V$ ; $OE\# \geq V_{CC} - 0.2V$ ; $f = 10 \text{ MHz}$ ; Other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ ; $RP\# \geq V_{CC} - 0.2V$ )	$I_{CC2}$	65	mA	1, 2
READ CURRENT: BYTE-WIDE, TTL INPUT LEVELS ( $CE\# = V_{IL}$ ; $OE\# = V_{IH}$ ; $f = 10 \text{ MHz}$ ; Other inputs = $V_{IL}$ or $V_{IH}$ ; $RP\# = V_{IH}$ )	$I_{CC3}$	70	mA	1, 2
READ CURRENT: BYTE-WIDE, CMOS INPUT LEVELS ( $CE\# \leq 0.2V$ ; $OE\# \geq V_{CC} - 0.2V$ ; $f = 10 \text{ MHz}$ ; Other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ ; $RP\# = V_{CC} - 0.2V$ )	$I_{CC4}$	65	mA	1, 2
STANDBY CURRENT: TTL INPUT LEVELS $V_{CC}$ power supply standby current ( $CE\# = RP\# = V_{IH}$ ; Other inputs = $V_{IL}$ or $V_{IH}$ )	$I_{CC5}$	2.5	mA	
STANDBY CURRENT: CMOS INPUT LEVELS $V_{CC}$ power supply standby current ( $CE\# = RP\# = V_{CC} - 0.2V$ )	$I_{CC6}$	150	$\mu\text{A}$	
IDLE CURRENT ( $CE\# \leq 0.2V$ ; $f = 0\text{Hz}$ ; Other inputs $\leq 0.2V$ , or $\geq V_{CC} - 0.2V$ ; $RP\# = V_{CC} - 0.2V$ ; Array read mode)	$I_{CC7}$	3.5	mA	
DEEP POWER-DOWN CURRENT: $V_{CC}$ SUPPLY ( $RP\# = V_{SS} \pm 0.2V$ )	$I_{CC8}$	20	$\mu\text{A}$	
STANDBY OR READ CURRENT: $V_{PP}$ SUPPLY ( $V_{PP} > 5.5V$ )	$I_{PP1}$	50	$\mu\text{A}$	
STANDBY OR READ CURRENT: $V_{PP}$ SUPPLY ( $V_{PP} \leq 5.5V$ )	$I_{PP2}$	$\pm 15$	$\mu\text{A}$	
DEEP POWER-DOWN CURRENT: $V_{PP}$ SUPPLY ( $RP\# = V_{SS} \pm 0.2V$ )	$I_{PP3}$	10	$\mu\text{A}$	

- NOTE:**
1.  $I_{CC}$  is dependent on cycle rates.
  2.  $I_{CC}$  is dependent on output loading. Specified values are obtained with the outputs open.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (-40°C ≤ T<sub>A</sub> ≤ +85°C; V<sub>CC</sub> = +5V ±10%)


AC CHARACTERISTICS		-8			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
READ cycle time	<sup>t</sup> RC	80		ns	
Access time from CE#	<sup>t</sup> ACE		80	ns	1
Access time from OE#	<sup>t</sup> AOE		40	ns	1
Access time from address	<sup>t</sup> AA		80	ns	
RP# HIGH to output valid delay	<sup>t</sup> RWH		1,000	ns	
OE# or CE# HIGH to output in High-Z	<sup>t</sup> OD		30	ns	
Output hold time from OE#, CE# or address change	<sup>t</sup> OH	0		ns	
RP# LOW pulse width	<sup>t</sup> RP	60		ns	

 NOTE: 1. OE# may be delayed by <sup>t</sup>ACE minus <sup>t</sup>AOE after CE# falls before <sup>t</sup>ACE is affected.

**AC TEST CONDITION**

Input pulse levels .....	0.4V to 2.4V
Input rise and fall times .....	<10ns
Input timing reference level .....	0.8V and 2V
Output timing reference level .....	0.8V and 2V
Output load .....	1 TTL gate and $C_L = 100pF$

**WORD-WIDE READ CYCLE 1**




**READ TIMING PARAMETERS**

SYMBOL	-8		UNITS
	MIN	MAX	
t <sub>RC</sub>	80		ns
t <sub>ACE</sub>		80	ns
t <sub>AOE</sub>		40	ns
t <sub>AA</sub>		80	ns

SYMBOL	-8		UNITS
	MIN	MAX	
t <sub>RWH</sub>		1,000	ns
t <sub>OD</sub>		30	ns
t <sub>OH</sub>	0		ns

**NOTE:** 1. BYTE# = HIGH.

BYTE-WIDE READ CYCLE 1



READ TIMING PARAMETERS

SYMBOL	-8		UNITS
	MIN	MAX	
$t_{RC}$	80		ns
$t_{ACE}$		80	ns
$t_{AOE}$		40	ns
$t_{AA}$		80	ns

SYMBOL	-8		UNITS
	MIN	MAX	
$t_{RWH}$		1,000	ns
$t_{OD}$		30	ns
$t_{OH}$	0		ns

NOTE: 1. BYTE# = LOW.

**RECOMMENDED DC WRITE/ERASE CONDITIONS**
 $(-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}; V_{CC} = +5\text{V} \pm 10\%)$ 

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
V <sub>PP</sub> WRITE/ERASE lockout voltage	V <sub>PLK</sub>		1.5	V	1
V <sub>PP</sub> voltage during WRITE/ERASE operation	V <sub>PPH1</sub>	4.5	5.5	V	
V <sub>PP</sub> voltage during WRITE/ERASE operation	V <sub>PPH2</sub>	11.4	12.6	V	
Boot block unlock voltage	V <sub>HH</sub>	11.4	12.6	V	
V <sub>CC</sub> WRITE/ERASE lockout voltage	V <sub>LKO</sub>	2		V	

**WRITE/ERASE CURRENT DRAIN**
 $(-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}; V_{CC} = +5\text{V} \pm 10\%)$ 

PARAMETER/CONDITION	SYMBOL	5V V <sub>PP</sub>	12V V <sub>PP</sub>	UNITS	NOTES
		MAX	MAX		
WORD WRITE CURRENT: V <sub>CC</sub> SUPPLY	I <sub>CC9</sub>	35	45	mA	
WORD WRITE CURRENT: V <sub>PP</sub> SUPPLY	I <sub>PP4</sub>	55	25	mA	
BYTE WRITE CURRENT: V <sub>CC</sub> SUPPLY	I <sub>CC10</sub>	25	45	mA	
BYTE WRITE CURRENT: V <sub>PP</sub> SUPPLY	I <sub>PP5</sub>	55	25	mA	
ERASE CURRENT: V <sub>CC</sub> SUPPLY	I <sub>CC11</sub>	25	40	mA	
ERASE CURRENT: V <sub>PP</sub> SUPPLY	I <sub>PP6</sub>	55	20	mA	
ERASE SUSPEND CURRENT: V <sub>CC</sub> SUPPLY (ERASE suspended)	I <sub>CC12</sub>	12	12	mA	2
ERASE SUSPEND CURRENT: V <sub>PP</sub> SUPPLY (ERASE suspended)	I <sub>PP7</sub>	200	200	μA	

- NOTE:**
1. Absolute WRITE/ERASE protection when  $V_{PP} \leq V_{PLK}$ .
  2. Parameter is specified when device is not accessed. Actual current draw will be I<sub>CC12</sub> plus READ current if a READ is executed while in erase suspend mode.

**WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: WE#-CONTROLLED WRITES**
 $(-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}; V_{CC} = +5\text{V} \pm 10\%)$ 

AC CHARACTERISTICS PARAMETER	SYMBOL	-8		UNITS	NOTES
		MIN	MAX		
WRITE cycle time	$t_{WC}$	80		ns	
WE# HIGH pulse width	$t_{WPH}$	30		ns	
CE# HIGH pulse width	$t_{CPH}$	30		ns	
CE# pulse width	$t_{CP}$	50		ns	
WE# pulse width	$t_{WP}$	50		ns	
Address setup time to WE# HIGH	$t_{AS}$	60		ns	
Address hold time from WE# HIGH	$t_{AH}$	10		ns	
Data setup time to WE# HIGH	$t_{DS}$	60		ns	
Data hold time from WE# HIGH	$t_{DH}$	0		ns	
CE# setup time to WE# LOW	$t_{CS}$	0		ns	
CE# hold time from WE# HIGH	$t_{CH}$	0		ns	
V <sub>PP</sub> setup time to WE# HIGH	$t_{VPS1}$	200		ns	1, 2
V <sub>PP</sub> setup time to WE# HIGH	$t_{VPS2}$	100		ns	1, 3
RP# HIGH to WE# LOW delay	$t_{RS}$	1,000		ns	
RP# at V <sub>HH</sub> or WP# HIGH setup time to WE# HIGH	$t_{RHS}$	100		ns	4
WRITE duration (WORD or BYTE WRITE)	$t_{WED1}$	6		$\mu\text{s}$	1
Boot BLOCK ERASE duration	$t_{WED2}$	300		ms	1, 4
Parameter BLOCK ERASE duration	$t_{WED3}$	300		ms	1
Main BLOCK ERASE duration	$t_{WED4}$	600		ms	1
WE# HIGH to busy status (SR7 = 0)	$t_{WB}$	200		ns	5
V <sub>PP</sub> hold time from Status Data valid	$t_{VPH}$	0		ns	1
RP# at V <sub>HH</sub> or WP# HIGH hold time from Status Data valid	$t_{RHH}$	0		ns	4
Boot block relock delay time	$t_{REL}$		100	ns	6

- NOTE:**
1. WRITE/ERASE times are measured to valid status register data (SR7 = 1).
  2. Measured with V<sub>PP</sub> = V<sub>PPH1</sub> = 5V.
  3. Measured with V<sub>PP</sub> = V<sub>PPH2</sub> = 12V.
  4. RP# should be held at V<sub>HH</sub> or WP# held HIGH until boot block WRITE or ERASE is complete.
  5. Polling status register before  $t_{WB}$  is met may falsely indicate WRITE or ERASE completion.
  6.  $t_{REL}$  is required to relock boot block after WRITE or ERASE to boot block.



**WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING  
CONDITIONS: CE#-CONTROLLED WRITES**
 $(-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}; V_{CC} = +5V \pm 10\%)$ 

AC CHARACTERISTICS		-8			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
WRITE cycle time	$t^{\text{WC}}$	80		ns	
WE# HIGH pulse width	$t^{\text{WPH}}$	30		ns	
CE# HIGH pulse width	$t^{\text{CPH}}$	30		ns	
CE# pulse width	$t^{\text{CP}}$	50		ns	
WE# pulse width	$t^{\text{WP}}$	50		ns	
Address setup time to CE# HIGH	$t^{\text{AS}}$	60		ns	
Address hold time from CE# HIGH	$t^{\text{AH}}$	10		ns	
Data setup time to CE# HIGH	$t^{\text{DS}}$	60		ns	
Data hold time from CE# HIGH	$t^{\text{DH}}$	0		ns	
WE# setup time to CE# LOW	$t^{\text{WS}}$	0		ns	
WE# hold time from CE# HIGH	$t^{\text{WH}}$	0		ns	
V <sub>PP</sub> setup time to CE# HIGH	$t^{\text{VPS1}}$	200		ns	1, 2
V <sub>PP</sub> setup time to CE# HIGH	$t^{\text{VPS2}}$	100		ns	1, 3
RP# HIGH to CE# LOW delay	$t^{\text{RS}}$	1,000		ns	
RP# at V <sub>HH</sub> or WP# HIGH setup time to CE# HIGH	$t^{\text{RHS}}$	100		ns	4
WRITE duration (WORD or BYTE WRITE)	$t^{\text{WED1}}$	6		$\mu\text{s}$	1
Boot BLOCK ERASE duration	$t^{\text{WED2}}$	300		ms	1, 4
Parameter BLOCK ERASE duration	$t^{\text{WED3}}$	300		ms	1
Main BLOCK ERASE duration	$t^{\text{WED4}}$	600		ms	1
CE# HIGH to busy status (SR7 = 0)	$t^{\text{WB}}$	200		ns	5
V <sub>PP</sub> hold time from Status Data valid	$t^{\text{VPH}}$	0		ns	1
RP# at V <sub>HH</sub> or WP# HIGH hold time from Status Data valid	$t^{\text{RHH}}$	0		ns	4
Boot block relock delay time	$t^{\text{REL}}$		100	ns	6


- NOTE:**
1. WRITE/ERASE times are measured to valid status register data (SR7 = 1).
  2. Measured with V<sub>PP</sub> = V<sub>PPH1</sub> = 5V.
  3. Measured with V<sub>PP</sub> = V<sub>PPH2</sub> = 12V.
  4. RP# should be held at V<sub>HH</sub> or WP# held HIGH until boot block WRITE or ERASE is complete.
  5. Polling status register before  $t^{\text{WB}}$  is met may falsely indicate WRITE or ERASE completion.
  6.  $t^{\text{REL}}$  is required to relock boot block after WRITE or ERASE to boot block.

**WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS**

PARAMETER	5V V <sub>PP</sub>		12V V <sub>PP</sub>		UNITS	NOTES
	TYP	MAX	TYP	MAX		
Boot/parameter BLOCK ERASE time	0.8	7	0.5	7	s	1
Main BLOCK ERASE time	2	14	1.1	14	s	1
Main BLOCK WRITE time (BYTE mode)	1.8		1		s	1, 2, 3
Main BLOCK WRITE time (WORD mode)	1.1		0.6		s	1, 2, 3

- NOTE:**
1. Typical values measured at  $T_A = +25^\circ\text{C}$ .
  2. Assumes no system overhead.
  3. Typical WRITE times tested with checkerboard data pattern.

**WRITE/ERASE CYCLE**  
**WE#-CONTROLLED WRITE/ERASE**



**WRITE/ERASE TIMING PARAMETERS**

SYMBOL	-8		UNITS
	MIN	MAX	
$t_{WC}$	80		ns
$t_{WPH}$	30		ns
$t_{WP}$	50		ns
$t_{AS}$	60		ns
$t_{AH}$	10		ns
$t_{DS}$	60		ns
$t_{DH}$	0		ns
$t_{CS}$	0		ns
$t_{CH}$	0		ns
$t_{VPS1}$	200		ns

SYMBOL	-8		UNITS
	MIN	MAX	
$t_{VPS2}$	100		ns
$t_{RS}$	1,000		ns
$t_{RHS}$	100		ns
$t_{WED1}$	6		$\mu$ s
$t_{WED2}$	300		ms
$t_{WED3}$	300		ms
$t_{WED4}$	600		ms
$t_{WB}$	200		ns
$t_{VPH}$	0		ns
$t_{RHH}$	0		ns


- NOTE:**
1. Address inputs are "don't care" but must be held stable.
  2. If BYTE# is LOW, DATA and COMMAND are 8-bit. If BYTE# is HIGH, DATA is 16-bit and COMMAND is 8-bit.
  3. Either RP# at V<sub>HH</sub> or WP# HIGH unlocks the boot block.



NEW

BOOT BLOCK FLASH MEMORY

WRITE/ERASE CYCLE  
CE#-CONTROLLED WRITE/ERASE



WRITE/ERASE TIMING PARAMETERS

SYMBOL	-8		UNITS
	MIN	MAX	
t <sub>WC</sub>	80		ns
t <sub>CPH</sub>	30		ns
t <sub>CP</sub>	50		ns
t <sub>AS</sub>	60		ns
t <sub>AH</sub>	10		ns
t <sub>DS</sub>	60		ns
t <sub>DH</sub>	0		ns
t <sub>WS</sub>	0		ns
t <sub>WH</sub>	0		ns
t <sub>VPS1</sub>	200		ns

SYMBOL	-8		UNITS
	MIN	MAX	
t <sub>VPS2</sub>	100		ns
t <sub>RS</sub>	1,000		ns
t <sub>RHS</sub>	100		ns
t <sub>WED1</sub>	6		μs
t <sub>WED2</sub>	300		ms
t <sub>WED3</sub>	300		ms
t <sub>WED4</sub>	600		ms
t <sub>WB</sub>	200		ns
t <sub>VPH</sub>	0		ns
t <sub>RHH</sub>	0		ns

- NOTE: 1. Address inputs are "don't care" but must be held stable.  
 2. If BYTE# is LOW, DATA and COMMAND are 8-bit. If BYTE# is HIGH, DATA is 16-bit and COMMAND is 8-bit.  
 3. Either RP# at V<sub>HH</sub> or WP# HIGH unlocks the boot-block.