

FLASH MEMORY

 MT28F200B5 ET, MT28F400B5 ET,
 MT28F800B5 ET

Smart 5 Extended Temperature

FEATURES

- Extended temperature range operation: -40°C to +85°C
- Boot block architecture:
 - 16KB/4K-word boot block (protected)
 - Two 8KB/4K-word parameter blocks
 - Multiple 128KB/64K-word main blocks
- Smart 5 Voltage Technology:
 - 5V ±10% Vcc
 - 5V ±10% or 12V ±5% Vpp
- Address access time:
 - 80ns
- Available densities:
 - 2Mb, 4Mb, 8Mb
- Industry-standard pinouts
- Inputs and outputs are fully TTL-compatible
- Automated write and erase algorithm
- Two-cycle WRITE/ERASE sequence
- TSOP packaging option

OPTIONS

MARKING

- Timing
 - 80ns access-8
- Boot Block Starting Address
 - Top
 - BottomT
B
- Operating Temperature Range
 - Extended (-40°C to +85°C)ET
- Packages
 - Plastic 48-lead TSOP Type 1 (12mm x 20mm) WG
 - Plastic SOP (600 mil)SG
- Part Number Example: MT28F200B5WG-8 TET

GENERAL DESCRIPTION

The Micron Smart 5 Extended Temperature flash memory family consists of 2Mb, 4Mb and 8Mb boot block, x16 flash memories. They are fabricated with Micron's advanced CMOS floating-gate process. Device operation and features of the MT28F200B5 ET, MT28F400B5 ET and MT28F800B5 ET are identical to the commercial temperature MT28F200B1, MT28F400B1 and MT28F800B1 respectively, except that extended temperature range operation is supported for all operations (-40°C to +85°C). All parameters for the MT28F200B5 ET, MT28F400B5 ET and MT28F800B5 ET are noted in this data sheet. For further information on device

PIN ASSIGNMENT (Top View)

44-Pin SOP (FA-1)

8Mb	4Mb	2Mb	2Mb	4Mb	8Mb
VPP	Vpp	Vpp	1*	44	RP#
W#	WP#	WP#	2	43	WE#
A1B	A17	A17	3	42	A8
A7	A7	A7	4	41	A9
A6	A6	A6	5	40	A10
A5	A5	A5	6	39	A11
A4	A4	A4	7	38	A12
A3	A3	A3	8	37	A13
A2	A2	A2	9	36	A14
A1	A1	A1	10	35	A15
A0	A0	A0	11	34	A16
CE#	CE#	CE#	12	33	BYTE#
VSS	Vss	Vss	13	32	VSS
OE#	OE#	OE#	14	31	DQ15/A-1
DQ0	DQ0	DQ0	15	30	DQ7
DQ8	DQ8	DQ8	16	29	DQ14
DQ1	DQ1	DQ1	17	28	DQ8
DQ9	DQ9	DQ9	18	27	DQ13
DQ2	DQ2	DQ2	19	26	DQ5
DQ10	DQ10	DQ10	20	25	DQ12
DQ3	DQ3	DQ3	21	24	DQ4
DQ11	DQ11	DQ11	22	23	VCC

48-Pin TSOP Type I (FB-2)

8Mb	4Mb	2Mb	2Mb	4Mb	8Mb
A15	A15	A15	1*	A16	A16
A14	A14	A14	2	BYTE#	BYTE#
A13	A13	A13	3	VSS	VSS
A12	A12	A12	4	45	DQ15/A-1 DQ15/A-1 DQ15/A-1
A11	A11	A11	5	44	DQ7
A10	A10	A10	6	43	DQ14
A9	A9	A9	7	42	DQ6
A8	A8	A8	8	41	DQ13
NC	NC	NC	9	40	DQ5
NC	NC	NC	10	39	DQ12
WE#	WE#	WE#	11	38	DQ4
RP#	RP#	RP#	12	37	VCC
VPP	Vpp	Vpp	13	36	DQ11
WP#	WP#	WP#	14	35	DQ3
NC	NC	NC	15	34	DQ10
NC	NC	NC	16	33	DQ2
A1B	A17	A17	17	32	DQ9
A7	A7	A7	18	31	DQ1
A6	A6	A6	19	30	DQ8
A5	A5	A5	20	29	DQ0
A4	A4	A4	21	28	DQ7
A3	A3	A3	22	27	VSS
A2	A2	A2	23	26	CE#
A1	A1	A1	24	25	CE

operation or features, refer to the MT28F200B1, MT28F400B1 or MT28F800B1 data sheets.

Please refer to Micron's web site (www.micron.com/flash/htmls/datasheets.html) for the latest data sheet revisions.

NEW

MICRON
QUANTUM DEVICES, INC.128K, 256K, 512K x 16
BOOT BLOCK FLASH MEMORY

BOOT BLOCK FLASH MEMORY

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss.....	-0.5V to +6V**
Input Voltage Relative to Vss	-0.5V to +6V**
V _{PP} Voltage Relative to Vss	-0.5V to +12.6V [†]
RP# or A9 Pin Voltage Relative to Vss ...	-0.5V to +12.6V [†]
Temperature under Bias	-40°C to +85°C
Storage Temperature (plastic)	-55°C to +125°C
Power Dissipation	1W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Vcc, input and I/O pins may transition to -2V for <20ns and Vcc + 2V for <20ns.

[†]Voltage may pulse to -2V for <20ns and 14V for <20ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC READ OPERATING CONDITIONS(-40°C ≤ T_A ≤ +85°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2	V _{CC} + 0.5	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	1
Device Identification Voltage, A9	V _{ID}	11.4	12.6	V	1
V _{PP} Supply Voltage	V _{PP}	-0.5	12.6	V	1

DC OPERATING CHARACTERISTICS(-40°C ≤ T_A ≤ +85°C; V_{CC} = 5V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS (TTL) Output High Voltage (I _{OH} = -2.5mA)	V _{OH1}	2.4		V	1
Output Low Voltage (I _{OL} = 5.8mA)	V _{OL}		0.45	V	
OUTPUT VOLTAGE LEVELS (CMOS) Output High Voltage (I _{OH} = -100µA)	V _{OH2}	V _{CC} - 0.4		V	1
INPUT LEAKAGE CURRENT Any input (0V ≤ V _{IN} ≤ V _{CC}); all other pins not under test = 0V	I _L	-1	1	µA	
INPUT LEAKAGE CURRENT: A9 INPUT (11.4V ≤ A9 ≤ 12.6 = V _{ID})	I _{ID}		500	µA	
INPUT LEAKAGE CURRENT: RP# INPUT (11.4V ≤ RP# ≤ 12.6 = V _{HH})	I _{HH}		500	µA	
OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled; 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	µA	

NOTE: 1. All voltages referenced to V_{SS}.

CAPACITANCE(T_A = 25°C; f = 1 MHz)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	C _I	8	pF	
Output Capacitance	C _O	12	pF	

READ AND STANDBY CURRENT DRAIN(-40°C ≤ T_A ≤ +85°C)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
READ CURRENT: WORD-WIDE, TTL INPUT LEVELS (CE# = V _{IL} ; OE# = V _{IH} ; f = 10 MHz; Other inputs = V _{IL} or V _{IH} ; RP# = V _{IH})	I _{CC1}	70	mA	1, 2
READ CURRENT: WORD-WIDE, CMOS INPUT LEVELS (CE# ≤ 0.2V; OEE# ≥ V _{CC} - 0.2V; f = 10 MHz; Other inputs ≤ 0.2V or ≥ V _{CC} - 0.2V; RP# ≥ V _{CC} - 0.2V)	I _{CC2}	65	mA	1, 2
READ CURRENT: BYTE-WIDE, TTL INPUT LEVELS (CE# = V _{IL} ; OE# = V _{IH} ; f = 10 MHz; Other inputs = V _{IL} or V _{IH} ; RP# = V _{IH})	I _{CC3}	70	mA	1, 2
READ CURRENT: BYTE-WIDE, CMOS INPUT LEVELS (CE# ≤ 0.2V; OEE# ≥ V _{CC} - 0.2V; f = 10 MHz; Other inputs ≤ 0.2V or ≥ V _{CC} - 0.2V; RP# = V _{CC} - 0.2V)	I _{CC4}	65	mA	1, 2
STANDBY CURRENT: TTL INPUT LEVELS V _{CC} power supply standby current (CE# = RP# = V _{IH} ; Other inputs = V _{IL} or V _{IH})	I _{CC5}	2.5	mA	
STANDBY CURRENT: CMOS INPUT LEVELS V _{CC} power supply standby current (CE# = RP# = V _{CC} - 0.2V)	I _{CC6}	150	µA	
IDLE CURRENT (CE# ≤ 0.2V; f = 0Hz; Other inputs ≤ 0.2V, or ≥ V _{CC} - 0.2V; RP# = V _{CC} - 0.2V; Array read mode)	I _{CC7}	3.5	mA	
DEEP POWER-DOWN CURRENT: V _{CC} SUPPLY (RP# = V _{SS} ± 0.2V)	I _{CC8}	20	µA	
STANDBY OR READ CURRENT: V _{PP} SUPPLY (V _{PP} > 5.5V)	I _{PP1}	50	µA	
STANDBY OR READ CURRENT: V _{PP} SUPPLY (V _{PP} ≤ 5.5V)	I _{PP2}	±15	µA	
DEEP POWER-DOWN CURRENT: V _{PP} SUPPLY (RP# = V _{SS} ± 0.2V)	I _{PP3}	10	µA	

NOTE: 1. I_{CC} is dependent on cycle rates.2. I_{CC} is dependent on output loading. Specified values are obtained with the outputs open.

NEW

MICRON
QUANTUM DEVICES, INC.128K, 256K, 512K x 16
BOOT BLOCK FLASH MEMORY

BOOT BLOCK FLASH MEMORY

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(-40°C ≤ TA ≤ +85°C; Vcc = +5V ±10%)

AC CHARACTERISTICS	PARAMETER	SYMBOL	-8	UNITS	NOTES
			MIN	MAX	
READ cycle time	t _{RC}	80		ns	
Access time from CE#	t _{ACE}		80	ns	1
Access time from OE#	t _{AOE}		40	ns	1
Access time from address	t _{AA}		80	ns	
RP# HIGH to output valid delay	t _{RWH}		1,000	ns	
OE# or CE# HIGH to output in High-Z	t _{OD}		30	ns	
Output hold time from OE#, CE# or address change	t _{OH}	0		ns	
RP# LOW pulse width	t _{RP}	60		ns	

NOTE: 1. OE# may be delayed by t_{ACE} minus t_{AOE} after CE# falls before t_{ACE} is affected.

AC TEST CONDITION

Input pulse levels	0.4V to 2.4V
Input rise and fall times	<10ns
Input timing reference level	0.8V and 2V
Output timing reference level	0.8V and 2V
Output load	1 TTL gate and $C_L = 100\text{pF}$

WORD-WIDE READ CYCLE¹

READ TIMING PARAMETERS

SYMBOL	-8		UNITS
	MIN	MAX	
t _{RC}	80	80	ns
t _{ACE}		80	ns
t _{AOE}		40	ns
t _{AA}		80	ns


SYMBOL	-8		UNITS
	MIN	MAX	
t _{RWH}		1,000	ns
t _{OD}		30	ns
t _{OH}	0		ns

NOTE: 1. BYTE# = HIGH.

NEW

MICRON
QUANTUM DEVICES128K, 256K, 512K x 16
BOOT BLOCK FLASH MEMORY

BOOT BLOCK FLASH MEMORY

BYTE-WIDE READ CYCLE¹

READ TIMING PARAMETERS

SYMBOL	-8		UNITS
	MIN	MAX	
t_{RC}	80		ns
t_{ACE}		80	ns
t_{AOE}		40	ns
t_{AA}		80	ns

SYMBOL	-8		UNITS
	MIN	MAX	
t_{RWH}		1,000	ns
t_{OD}		30	ns
t_{OH}	0		ns

NOTE: 1. BYTE# = LOW.

RECOMMENDED DC WRITE/ERASE CONDITIONS

 (-40°C ≤ T_A ≤ +85°C; V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
V _{PP} WRITE/ERASE lockout voltage	V _{PPLK}		1.5	V	1
V _{PP} voltage during WRITE/ERASE operation	V _{PPH1}	4.5	5.5	V	
V _{PP} voltage during WRITE/ERASE operation	V _{PPH2}	11.4	12.6	V	
Boot block unlock voltage	V _{HH}	11.4	12.6	V	
V _{CC} WRITE/ERASE lockout voltage	V _{LKO}	2		V	

WRITE/ERASE CURRENT DRAIN

 (-40°C ≤ T_A ≤ +85°C; V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	5V V _{PP}	12V V _{PP}	UNITS	NOTES
		MAX	MAX		
WORD WRITE CURRENT: V _{CC} SUPPLY	I _{CC9}	35	45	mA	
WORD WRITE CURRENT: V _{PP} SUPPLY	I _{PP4}	55	25	mA	
BYTE WRITE CURRENT: V _{CC} SUPPLY	I _{CC10}	25	45	mA	
BYTE WRITE CURRENT: V _{PP} SUPPLY	I _{PP5}	55	25	mA	
ERASE CURRENT: V _{CC} SUPPLY	I _{CC11}	25	40	mA	
ERASE CURRENT: V _{PP} SUPPLY	I _{PP6}	55	20	mA	
ERASE SUSPEND CURRENT: V _{CC} SUPPLY (ERASE suspended)	I _{CC12}	12	12	mA	2
ERASE SUSPEND CURRENT: V _{PP} SUPPLY (ERASE suspended)	I _{PP7}	200	200	μA	

- NOTE:**
1. Absolute WRITE/ERASE protection when V_{PP} ≤ V_{PPLK}.
 2. Parameter is specified when device is not accessed. Actual current draw will be I_{CC12} plus READ current if a READ is executed while in erase suspend mode.

NEW

MICRON
MICRON TECHNOLOGY128K, 256K, 512K x 16
BOOT BLOCK FLASH MEMORY

BOOT BLOCK FLASH MEMORY

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: WE#-CONTROLLED WRITES

(-40°C ≤ TA ≤ +85°C; Vcc = +5V ±10%)

AC CHARACTERISTICS		-8			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
WRITE cycle time	tWC	80		ns	
WE# HIGH pulse width	tWPH	30		ns	
CE# HIGH pulse width	tCPH	30		ns	
CE# pulse width	tCP	50		ns	
WE# pulse width	tWP	50		ns	
Address setup time to WE# HIGH	tAS	60		ns	
Address hold time from WE# HIGH	tAH	10		ns	
Data setup time to WE# HIGH	tDS	60		ns	
Data hold time from WE# HIGH	tDH	0		ns	
CE# setup time to WE# LOW	tCS	0		ns	
CE# hold time from WE# HIGH	tCH	0		ns	
VPP setup time to WE# HIGH	tVPS1	200		ns	1, 2
VPP setup time to WE# HIGH	tVPS2	100		ns	1, 3
RP# HIGH to WE# LOW delay	tRS	1,000		ns	
RP# at VHH or WP# HIGH setup time to WE# HIGH	tRHS	100		ns	4
WRITE duration (WORD or BYTE WRITE)	tWED1	6		μs	1
Boot BLOCK ERASE duration	tWED2	300		ms	1, 4
Parameter BLOCK ERASE duration	tWED3	300		ms	1
Main BLOCK ERASE duration	tWED4	600		ms	1
WE# HIGH to busy status (SR7 = 0)	tWB	200		ns	5
VPP hold time from Status Data valid	tVPH	0		ns	1
RP# at VHH or WP# HIGH hold time from Status Data valid	tRHH	0		ns	4
Boot block relock delay time	tREL		100	ns	6

NOTE: 1. WRITE/ERASE times are measured to valid status register data (SR7 = 1).

2. Measured with VPP = VPPH1 = 5V.

3. Measured with VPP = VPPH2 = 12V.

4. RP# should be held at VHH or WP# held HIGH until boot block WRITE or ERASE is complete.

5. Polling status register before tWB is met may falsely indicate WRITE or ERASE completion.

6. tREL is required to relock boot block after WRITE or ERASE to boot block.

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: CE#-CONTROLLED WRITES

(-40°C ≤ TA ≤ +85°C; Vcc = +5V ±10%)

AC CHARACTERISTICS	SYMBOL	-8	UNITS	NOTES
PARAMETER	MIN	MAX		
WRITE cycle time	tWC	80	ns	
WE# HIGH pulse width	tWPH	30	ns	
CE# HIGH pulse width	tCPH	30	ns	
CE# pulse width	tCP	50	ns	
WE# pulse width	tWP	50	ns	
Address setup time to CE# HIGH	tAS	60	ns	
Address hold time from CE# HIGH	tAH	10	ns	
Data setup time to CE# HIGH	tDS	60	ns	
Data hold time from CE# HIGH	tDH	0	ns	
WE# setup time to CE# LOW	tWS	0	ns	
WE# hold time from CE# HIGH	tWH	0	ns	
VPP setup time to CE# HIGH	tVPS1	200	ns	1, 2
VPP setup time to CE# HIGH	tVPS2	100	ns	1, 3
RP# HIGH to CE# LOW delay	tRS	1,000	ns	
RP# at VHH or WP# HIGH setup time to CE# HIGH	tRHS	100	ns	4
WRITE duration (WORD or BYTE WRITE)	tWED1	6	μs	1
Boot BLOCK ERASE duration	tWED2	300	ms	1, 4
Parameter BLOCK ERASE duration	tWED3	300	ms	1
Main BLOCK ERASE duration	tWED4	600	ms	1
CE# HIGH to busy status (SR7 = 0)	tWB	200	ns	5
VPP hold time from Status Data valid	tVPH	0	ns	1
RP# at VHH or WP# HIGH hold time from Status Data valid	tRHH	0	ns	4
Boot block relock delay time	tREL	100	ns	6

NOTE: 1. WRITE/ERASE times are measured to valid status register data (SR7 = 1).

2. Measured with VPP = VPPH1 = 5V.

3. Measured with VPP = VPPH2 = 12V.

4. RP# should be held at VHH or WP# held HIGH until boot block WRITE or ERASE is complete.

5. Polling status register before tWB is met may falsely indicate WRITE or ERASE completion.

6. tREL is required to relock boot block after WRITE or ERASE to boot block.

NEW

MICRON
QUANTUM DEVICES INC.128K, 256K, 512K x 16
BOOT BLOCK FLASH MEMORY

BOOT BLOCK FLASH MEMORY


WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS

PARAMETER	5V V _{PP}		12V V _{PP}		UNITS	NOTES
	TYP	MAX	TYP	MAX		
Boot/parameter BLOCK ERASE time	0.8	7	0.5	7	s	1
Main BLOCK ERASE time	2	14	1.1	14	s	1
Main BLOCK WRITE time (BYTE mode)	1.8		1		s	1, 2, 3
Main BLOCK WRITE time (WORD mode)	1.1		0.6		s	1, 2, 3

- NOTE:**
1. Typical values measured at $T_A = +25^\circ\text{C}$.
 2. Assumes no system overhead.
 3. Typical WRITE times tested with checkerboard data pattern.

WRITE/ERASE CYCLE

WE#-CONTROLLED WRITE/ERASE




WRITE/ERASE TIMING PARAMETERS

SYMBOL	-8		UNITS
	MIN	MAX	
t _{WC}	80		ns
t _{WPH}	30		ns
t _{WP}	50		ns
t _{AS}	60		ns
t _{AH}	10		ns
t _{DS}	60		ns
t _{DH}	0		ns
t _{CS}	0		ns
t _{CH}	0		ns
t _{VPS1}	200		ns

SYMBOL	-8		UNITS
	MIN	MAX	
t _{VPS2}	100		ns
t _{RS}	1,000		ns
t _{RHS}	100		ns
t _{WED1}	6		μs
t _{WED2}	300		ms
t _{WED3}	300		ms
t _{WED4}	600		ms
t _{WB}	200		ns
t _{VPH}	0		ns
t _{RHH}	0		ns

NOTE:

1. Address inputs are "don't care" but must be held stable.
2. If BYTE# is LOW, DATA and COMMAND are 8-bit. If BYTE# is HIGH, DATA is 16-bit and COMMAND is 8-bit.
3. Either RP# at V_{VH} or WP# HIGH unlocks the boot block.

**WRITE/ERASE TIMING PARAMETERS**

SYMBOL	-8		UNITS
	MIN	MAX	
t_{WC}	80		ns
t_{CPH}	30		ns
t_{CP}	50		ns
t_{AS}	60		ns
t_{AH}	10		ns
t_{DS}	60		ns
t_{DH}	0		ns
t_{WS}	0		ns
t_{WH}	0		ns
t_{VPS1}	200		ns

SYMBOL	-8		UNITS
	MIN	MAX	
t_{VPS2}		100	ns
t_{RS}		1,000	ns
t_{RHS}		100	ns
t_{WED1}		6	μ s
t_{WED2}		300	ms
t_{WED3}		300	ms
t_{WED4}		600	ms
t_{WB}		200	ns
t_{VPH}		0	ns
t_{RHH}		0	ns

- NOTE:**
1. Address inputs are "don't care" but must be held stable.
 2. If BYTE# is LOW, DATA and COMMAND are 8-bit. If BYTE# is HIGH, DATA is 16-bit and COMMAND is 8-bit.
 3. Either RP# at V_{HH} or WP# HIGH unlocks the boot-block.