

54AC109 • 54ACT109 Dual JK Positive Edge-Triggered Flip-Flop

General Description

The 'AC/'ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to 'AC/'ACT74 data sheet) by connecting the J and K inputs together.

Asynchronous Inputs:




- LOW input to \overline{S}_D (Set) sets Q to HIGH level
- LOW input to \overline{C}_D (Clear) sets Q to LOW level
- Clear and Set are independent of clock

Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

Features

- I_{CC} reduced by 50%
- Outputs source/sink 24 mA
- 'ACT109 has TTL-compatible inputs
- Standard Military Drawing (SMD)
 - 'AC109: 5962-89551
 - 'ACT109: 5962-88534


Logic Symbol



| Pin Names | Description |
|--|---------------------|
| $J_1, J_2, \overline{K}_1, \overline{K}_2$ | Data Inputs |
| CP_1, CP_2 | Clock Pulse Inputs |
| $\overline{C}_{D1}, \overline{C}_{D2}$ | Direct Clear Inputs |
| $\overline{S}_{D1}, \overline{S}_{D2}$ | Direct Set Inputs |
| $Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$ | Outputs |


Connection Diagrams

Pin Assignment for DIP and Flatpak



DS100267-3

Pin Assignment for LCC



DS100267-4

Truth Table

(each half)

| Inputs | | | | | Outputs | |
|-------------|-------------|----|---|-----------|---------|-------------|
| \bar{S}_D | \bar{C}_D | CP | J | \bar{K} | Q | \bar{Q} |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | H | H |
| H | H | ↗ | L | L | L | H |
| H | H | ↗ | H | L | Toggle | |
| H | H | ↗ | L | H | Q_0 | \bar{Q}_0 |
| H | H | ↗ | H | H | H | L |
| H | H | L | X | X | Q_0 | \bar{Q}_0 |

H = HIGH Voltage Level


L = LOW Voltage Level

↗ = LOW-to-HIGH Transition

X = Immaterial

$Q_0(\bar{Q}_0)$ = Previous Q_0 (\bar{Q}_0) before LOW-to-HIGH Transition of Clock

Logic Diagram (one half shown)



DS100267-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| | |
|--|--------------------------|
| Supply Voltage (V_{CC}) | -0.5V to +7.0V |
| DC Input Diode Current (I_{IK}) | |
| $V_I = -0.5V$ | -20 mA |
| $V_I = V_{CC} + 0.5V$ | +20 mA |
| DC Input Voltage (V_I) | -0.5V to $V_{CC} + 0.5V$ |
| DC Output Diode Current (I_{OK}) | |
| $V_O = -0.5V$ | -20 mA |
| $V_O = V_{CC} + 0.5V$ | +20 mA |
| DC Output Voltage (V_O) | -0.5V to $V_{CC} + 0.5V$ |
| DC Output Source or Sink Current (I_O) | ±50 mA |
| DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND}) | ±50 mA |
| Storage Temperature (T_{STG}) | -65°C to +150°C |
| Junction Temperature (T_J) | |
| CDIP | 175°C |

Recommended Operating Conditions

| | |
|---|-----------------|
| Supply Voltage (V_{CC}) | |
| 'AC | 2.0V to 6.0V |
| 'ACT | 4.5V to 5.5V |
| Input Voltage (V_I) | 0V to V_{CC} |
| Output Voltage (V_O) | 0V to V_{CC} |
| Operating Temperature (T_A) | |
| 54AC/ACT | -55°C to +125°C |
| Minimum Input Edge Rate ($\Delta V/\Delta t$) | |
| 'AC Devices | |
| V_{IN} from 30% to 70% of V_{CC} | |
| V_{CC} @ 3.3V, 4.5V, 5.5V | 125 mV/ns |
| Minimum Input Edge Rate ($\Delta V/\Delta t$) | |
| 'ACT Devices | |
| V_{IN} from 0.8V to 2.0V | |
| V_{CC} @ 4.5V, 5.5V | 125 mV/ns |

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

DC Characteristics for 'AC Family Devices

| Symbol | Parameter | V_{CC} (V) | 54AC | | Units | Conditions |
|-----------|---|-----------------|--|-----|--|--|
| | | | $T_A = -55^\circ\text{C to } +125^\circ\text{C}$ | | | |
| | | | Guaranteed Limits | | | |
| V_{IH} | Minimum High Level Input Voltage | 3.0 | 2.1 | V | $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ | |
| | | 4.5 | 3.15 | | | |
| | | 5.5 | 3.85 | | | |
| V_{IL} | Maximum Low Level Input Voltage | 3.0 | 0.9 | V | $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ | |
| | | 4.5 | 1.35 | | | |
| | | 5.5 | 1.65 | | | |
| V_{OH} | Minimum High Level Output Voltage | 3.0 | 2.9 | V | $I_{OUT} = -50 \mu A$ | |
| | | 4.5 | 4.4 | | | |
| | | 5.5 | 5.4 | | | |
| | | | 3.0 | 2.4 | V | (Note 2) $V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -12 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ |
| | | | 4.5 | 3.7 | | |
| | | | 5.5 | 4.7 | | |
| V_{OL} | Maximum Low Level Output Voltage | 3.0 | 0.1 | V | $I_{OUT} = 50 \mu A$ | |
| | | 4.5 | 0.1 | | | |
| | | 5.5 | 0.1 | | | |
| | | | 3.0 | 0.5 | V | (Note 2) $V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ |
| | | | 4.5 | 0.5 | | |
| | | | 5.5 | 0.5 | | |
| I_{IN} | Maximum Input Leakage Current | 5.5 | ±1.0 | μA | $V_I = V_{CC}, GND$ | |
| I_{OLD} | (Note 3) Minimum Dynamic Output Current | 5.5 | 50 | mA | $V_{OLD} = 1.65V \text{ Max}$ | |
| I_{OHD} | | 5.5 | -50 | mA | $V_{OHD} = 3.85V \text{ Min}$ | |

DC Characteristics for 'AC Family Devices (Continued)

| Symbol | Parameter | V _{CC} (V) | 54AC | | Units | Conditions |
|-----------------|----------------------------------|------------------------|----------------------------------|--|-------|---|
| | | | T _A = -55°C to +125°C | | | |
| | | | Guaranteed Limits | | | |
| I _{CC} | Maximum Quiescent Supply Current | 5.5 | 40.0 | | μA | V _{IN} = V _{CC} or GND |

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

DC Characteristics for 'ACT Family Devices

| Symbol | Parameter | V _{CC} (V) | 54ACT | | Units | Conditions |
|------------------|-----------------------------------|------------------------|----------------------------------|--|-------|--|
| | | | T _A = -55°C to +125°C | | | |
| | | | Guaranteed Limits | | | |
| V _{IH} | Minimum High Level Input Voltage | 4.5 | 2.0 | | V | V _{OUT} = 0.1V or V _{CC} - 0.1V |
| | | 5.5 | 2.0 | | | |
| V _{IL} | Maximum Low Level Input Voltage | 4.5 | 0.8 | | V | V _{OUT} = 0.1V or V _{CC} - 0.1V |
| | | 5.5 | 0.8 | | | |
| V _{OH} | Minimum High Level Output Voltage | 4.5 | 4.4 | | V | I _{OUT} = -50 μA |
| | | 5.5 | 5.4 | | | |
| | | 4.5 | 3.70 | | V | (Note 5) V _{IN} = V _{IL} or V _{IH} I _{OH} = -24 mA I _{OH} = -24 mA |
| | | 5.5 | 4.70 | | | |
| V _{OL} | Maximum Low Level Output Voltage | 4.5 | 0.1 | | V | I _{OUT} = 50 μA |
| | | 5.5 | 0.1 | | | |
| | | 4.5 | 0.50 | | V | (Note 5) V _{IN} = V _{IL} or V _{IH} I _{OL} = 24 mA I _{OL} = 24 mA |
| | | 5.5 | 0.50 | | | |
| I _{IN} | Maximum Input Leakage Current | 5.5 | ±1.0 | | μA | V _I = V _{CC} , GND |
| I _{CCT} | Maximum I _{CC} /Input | 5.5 | 1.6 | | mA | V _I = V _{CC} - 2.1V |
| I _{OLD} | (Note 6) Minimum Dynamic | 5.5 | 50 | | mA | V _{OLD} = 1.65V Max |
| I _{OHD} | Output Current | 5.5 | -50 | | mA | V _{OHD} = 3.85V Min |
| I _{CC} | Maximum Quiescent Supply Current | 5.5 | 40.0 | | μA | V _{IN} = V _{CC} or GND |

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Note 7: I_{CC} for 54ACT @ 25°C is identical to 74ACT @ 25°C.

AC Electrical Characteristics

| Symbol | Parameter | V _{CC} (V) (Note 8) | 54AC | | Units | Fig. No. |
|------------------|--|------------------------------------|---|--------------|-------|-------------|
| | | | T _A = -55°C to +125°C C _L = 50 pF | | | |
| | | | Min | Max | | |
| f _{max} | Maximum Clock Frequency | 3.3 5.0 | 65 95 | | MHz | |
| t _{PLH} | Propagation Delay CP _n to Q _n or \bar{Q}_n | 3.3 5.0 | 1.0 1.0 | 17.5 12.0 | ns | |
| t _{PHL} | Propagation Delay CP _n to Q _n or \bar{Q}_n | 3.3 5.0 | 1.0 1.0 | 13.5 10.0 | ns | |
| t _{PLH} | Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n | 3.3 5.0 | 1.0 1.0 | 13.0 9.5 | ns | |
| t _{PHL} | Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n | 3.3 5.0 | 1.0 1.0 | 14.0 10.5 | ns | |

Note 8: Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements

| Symbol | Parameter | V _{CC} (V) (Note 9) | 54AC | | Units | Fig. No. |
|------------------|---|------------------------------------|---|--|-------|-------------|
| | | | T _A = -55°C to +125°C C _L = 50 pF | | | |
| | | | Guaranteed Minimum | | | |
| t _s | Setup Time, HIGH or LOW J _n or \bar{K}_n to CP _n | 3.3 5.0 | 8.0 5.5 | | ns | |
| t _h | Hold Time, HIGH or LOW J _n or \bar{K}_n to CP _n | 3.3 5.0 | 0 0.5 | | ns | |
| t _w | Pulse Width \bar{C}_{Dn} or \bar{S}_{Dn} or CP _n | 3.3 5.0 | 8.0 5.5 | | ns | |
| t _{rec} | Recovery Time \bar{C}_{Dn} or \bar{S}_{Dn} to CP _n | 3.3 5.0 | 0.5 0.5 | | ns | |

Note 9: Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V

AC Electrical Characteristics

| Symbol | Parameter | V _{CC} (V) (Note 10) | 54ACT | | Units |
|------------------|--|-------------------------------------|---|------|-------|
| | | | T _A = -55°C to +125°C C _L = 50 pF | | |
| | | | Min | Max | |
| f _{max} | Maximum Clock Frequency | 5.0 | 85 | | MHz |
| t _{PLH} | Propagation Delay CP _n to Q _n or \bar{Q}_n | 5.0 | 1.0 | 14.0 | ns |
| t _{PHL} | Propagation Delay CP _n to Q _n or \bar{Q}_n | 5.0 | 1.0 | 12.0 | ns |
| t _{PLH} | Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n | 5.0 | 1.0 | 11.5 | ns |
| t _{PHL} | Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n | 5.0 | 1.0 | 12.5 | ns |

Note 10: Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements



| Symbol | Parameter | V _{CC} (V) (Note 11) | 54ACT | | Units |
|------------------|---|-------------------------------------|---|--|-------|
| | | | T _A = -55°C to +125°C C _L = 50 pF | | |
| | | | Guaranteed Minimum | | |
| t _s | Setup Time, HIGH or LOW J _n or \bar{K}_n to CP _n | 5.0 | 2.5 | | ns |
| t _h | Hold Time, HIGH or LOW J _n or \bar{K}_n to CP _n | 5.0 | 2.0 | | ns |
| t _w | Pulse Width CP _n or \bar{C}_{Dn} or \bar{S}_{Dn} | 5.0 | 5.0 | | ns |
| t _{rec} | Recovery Time \bar{C}_{Dn} or \bar{S}_{Dn} to CP _n | 5.0 | 0.5 | | ns |

Note 11: Voltage Range 5.0 is 5.0V ±0.5V

Capacitance


| Symbol | Parameter | Typ | Units | Conditions |
|-----------------|-------------------------------|------|-------|------------------------|
| C _{IN} | Input Capacitance | 4.5 | pF | V _{CC} = OPEN |
| C _{PD} | Power Dissipation Capacitance | 35.0 | pF | V _{CC} = 5.0V |

Physical Dimensions inches (millimeters) unless otherwise noted



20 Terminal Ceramic Leadless Chip Carrier (L)
 NS Package Number E20A


E20A (REV D)



16 Lead Ceramic Dual-In-Line Package (D)
 NS Package Number J16A

J16A (REV L)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**16 Lead Ceramic Flatpak (F)
NS Package Number W16A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.




National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

National Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

www.national.com



54ACT109 Dual JK Positive Edge-Triggered Flip-Flop

Contents

- [General Description](#)
- [Features](#)
- [Datasheet](#)
- [Package Availability, Models, Samples & Pricing](#)
- [Application Notes](#)

General Description

The 'AC/'ACT109 consists of two high-speed completely independent transition clocked JK# flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK# design allows operation as a D flip-flop (refer to 'AC/'ACT74 data sheet) by connecting the J and K# inputs together.

Asynchronous Inputs:

LOW input to S#_D (Set) sets Q to HIGH level

LOW input to C#_D (Clear) sets Q to LOW level




Clear and Set are independent of clock

Simultaneous LOW on C#_D and S#_D makes both Q and Q#

Features

- I_{CC} reduced by 50%
- Outputs source/sink 24 mA
- 'ACT109 has TTL-compatible inputs
- Standard Military Drawing (SMD) -'AC109: 5962-89551 -'ACT109: 5962-88534


Datasheet



| Title | Size (in Kbytes) | Date |  View Online |  Download |  Receive via Email |
|---|---------------------|-----------|---|--|---|
| 54AC109 54ACT109 Dual J K Positive Edge-Triggered Flip-Flop | 167 Kbytes | 17-Aug-98 | View Online | Download | Receive via Email |

Please use [Adobe Acrobat](#) to view PDF file(s).




If you have trouble printing, see [Printing Problems](#).

Package Availability, Models, Samples & Pricing

| Part Number | Package | | Status | Models | | Samples & Electronic Orders | Budgetary Pricing | | Std Pack Size | Package Marking |
|----------------|---------|--------|-----------------|--------|------|--|-------------------|-----------|---------------|--|
| | Type | # pins | | SPICE | IBIS | | Quantity | \$US each | | |
| 5962-88534012A | LCC | 20 | Full production | N/A | N/A |  | 50+ | \$7.7500 | tube of 50 | [logo]çZçSç4çA 54ACT109 LMQB /QçM\$E 5962- 88534012A |
| 5962R88534012A | LCC | 20 | Full production | N/A | N/A | . | 50+ | \$69.0000 | tube of 50 | [logo]çZçSç4çA 54ACT109 QçM\$E R88534012A |

| | | | | | | | | | | |
|-----------------|---------|----|-----------------|-----|-----|--|-----|------------|------------|--|
| 5962-8853401EA | Cerdip | 16 | Full production | N/A | N/A |  | 50+ | \$2.5000 | tube of 25 | [logo]ZcSc4cA\$E 54ACT109DMQB/QcM 5962-8853401EA |
| 5962R8853401EA | Cerdip | 16 | Full production | N/A | N/A | . | 50+ | \$69.0000 | tube of 25 | [logo]ZcSc4cA\$E 54ACT109DMQB-RH/QcM 5962R8853401EA |
| 5962-8853401FA | Cerpack | 16 | Full production | N/A | N/A |  | 50+ | \$7.7500 | tube of 19 | [logo]ZcSc4cA\$E 54ACT109FMQB QcM 5962- 8853401FA |
| 5962R8853401FA | Cerpack | 16 | Full production | N/A | N/A | . | 50+ | \$69.0000 | tube of 19 | [logo]ZcSc4cA\$E 54ACT109FMQB -RH QcM 5962 R8853401FA |
| 5962R8853401V2A | LCC | 20 | Full production | N/A | N/A | . | 50+ | \$138.0000 | tube of 50 | [logo]ZcSc4cA 54ACT109E RQMLV \$E 5962R 8853401V2A |
| 5962R8853401VEA | Cerdip | 16 | Full production | N/A | N/A | . | 50+ | \$138.0000 | tube of 25 | [logo]ZcSc4cA\$E 54ACT109JRQMLV 5962R8853401VEA |
| 5962R8853401VFA | Cerpack | 16 | Full production | N/A | N/A | . | 50+ | \$138.0000 | tube of 19 | [logo]ZcSc4cA\$E 54ACT109W RQMLV 5962 R8853401VFA |
| 54ACT109DM-MLS | Cerdip | 16 | Lifetime buy | N/A | N/A | . | 50+ | \$152.0000 | tube of 25 | [logo]ZcSc4cA\$E 54ACT109DM-MLS |
| 54ACT109FM-MLS | Cerpack | 16 | Lifetime buy | N/A | N/A | . | 50+ | \$152.0000 | tube of 19 | [logo]ZcSc4cA\$E 54ACT109FM -MLS |
| 54ACT109 MDS | die | | Full production | N/A | N/A | . | | | N/A | - |

Application Notes

| Title | Size (in Kbytes) | Date |  View Online |  Download |  Receive via Email |
|---|---------------------|----------|--|---|--|
| AN-925: Radiation Design Test Data for Advanced CMOS Product | 194 Kbytes | 5-Aug-95 | View Online | Download | Receive via Email |

Please use [Adobe Acrobat](#) to view PDF file(s).
If you have trouble printing, see [Printing Problems](#).

[Information as of 2-Sep-2000]

Quick Search

[Parametric
Search](#)

[System
Diagrams](#)

[Product
Tree](#)

[Home](#)

[About Languages](#) . [About the Site](#) . [About "Cookies"](#)
National is [QS 9000 Certified](#) . [Privacy/Security](#)
[Copyright](#) © National Semiconductor Corporation
 [Preferences](#) . [Feedback](#)