February 1999

National *Semiconductor*

54ACQ240 • 54ACTQ240
Quiet Series Octal Buffer/Line Driver with TRI-STATE® Outputs

General Description

The 'ACQ/'ACTQ240 is an inverting octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density. The 'ACQ/'ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

■ I_{CC} and I_{OZ} reduced by 50%

■ Guaranteed simultaneous switching noise level and dynamic threshold performance
■ Improved latch-up immunity
■ Inverting TRI-STATE outputs drive bus lines or buffer memory address registers
■ Outputs source/sink 24 mA
■ Faster prop delays than the standard 'ACT240
■ 4 kV minimum ESD immunity
■ Standard Microcircuit Drawing (SMD)
  'ACTQ240: 5962-92184

Logic Symbol

IEEE/IEC

DS100235-1

Pin Names	Description
$\overline{OE}_1$, $\overline{OE}_2$	TRI-STATE Output Enable Inputs
I_0–I_7	Inputs
$\overline{O}_0$–$\overline{O}_7$	Outputs

Connection Diagrams

Pin Assignment for DIP and Flatpak

DS100235-2

Pin Assignment for LCC

DS100235-3

www.national.com

Truth Tables

Inputs		Outputs
$\overline{OE}_1$	I_n	(Pins 12, 14, 16, 18)
L	L	H
L	H	L
H	X	Z

Inputs		Outputs
$\overline{OE}_2$	I_n	(Pins 3, 5, 7, 9)
L	L	H
L	H	L
H	X	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Diode Current (I_{IK})	
V_I = −0.5V	−20 mA
V_I = V_{CC} + 0.5V	+20 mA
DC Input Voltage (V_I)	−0.5V to V_{CC} + 0.5V
DC Output Diode Current (I_{OK})	
V_O = −0.5V	−20 mA
V_O = V_{CC} + 0.5V	+20 mA
DC Output Voltage (V_O)	−0.5V to V_{CC} + 0.5V
DC Output Source	
or Sink Current (I_O)	±50 mA
DC V_{CC} or Ground Current	
per Output Pin (I_{CC} or I_{GND})	±50 mA
Storage Temperature (T_{STG})	−65°C to +150°C
DC Latch-Up Source or	
Sink Current	±300 mA
Junction Temperature (T_J)	
CDIP	175°C

Recommended Operating Conditions

Supply Voltage (V_{CC})	
'ACQ	2.0V to 6.0V
'ACTQ	4.5V to 5.5V
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	
54ACQ/ACTQ	−55°C to +125°C
Minimum Input Edge Rate $\Delta V/\Delta t$	
'ACQ Devices	
V_{IN} from 30% to 70% of V_{CC}	
V_{CC} @ 3.0V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate $\Delta V/\Delta t$	
'ACTQ Devices	
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 4.5V, 5.5V	125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

Note 2: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from −40°C to +125°C.

DC Characteristics for 'ACQ Family Devices

Symbol	Parameter	V_{CC} (V)	54ACQ T_A = −55°C to +125°C Guaranteed Limits	Units	Conditions
V_{IH}	Minimum High Level Input Voltage	3.0	2.1		V_{OUT} = 0.1V
		4.5	3.15	V	or V_{CC} − 0.1V
		5.5	3.85		
V_{IL}	Maximum Low Level Input Voltage	3.0	0.9		V_{OUT} = 0.1V
		4.5	1.35	V	or V_{CC} − 0.1V
		5.5	1.65		
V_{OH}	Minimum High Level Output Voltage	3.0	2.9		I_{OUT} = −50 µA
		4.5	4.4	V	
		5.5	5.4		
					(Note 3) $V_{IN} = V_{IL}$ or V_{IH}
		3.0	2.4		I_{OH} = −12 mA
		4.5	3.7	V	I_{OH} = −24 mA
		5.5	4.7		I_{OH} = −24 mA
V_{OL}	Maximum Low Level Output Voltage	3.0	0.1		I_{OUT} = 50 µA
		4.5	0.1	V	
		5.5	0.1		
					(Note 3) $V_{IN} = V_{IL}$ or V_{IH}
		3.0	0.50		I_{OL} = 12 mA
		4.5	0.50	V	I_{OL} = 24 mA
		5.5	0.50		I_{OL} = 24 mA
I_{IN}	Maximum Input Leakage Current	5.5	±1.0	µA	V_I = V_{CC}, GND (Note 5)

DC Characteristics for 'ACQ Family Devices (Continued)

Symbol	Parameter	V_{CC} (V)	54ACQ $T_A =$ −55°C to +125°C Guaranteed Limits	Units	Conditions
I_{OLD}	Minimum Dynamic (Note 4)	5.5	50	mA	V_{OLD} = 1.65V Max
I_{OHD}	Output Current	5.5	−50	mA	V_{OHD} = 3.85V Min
I_{CC}	Maximum Quiescent Supply Current	5.5	80.0	µA	$V_{IN} = V_{CC}$ or GND (Note 5)
I_{OZ}	Maximum TRI-STATE Leakage Current	5.5	±5.0	µA	V_I (OE) = V_{IL}, V_{IH} $V_I = V_{CC}$, GND $V_O = V_{CC}$, GND
V_{OLP}	Quiet Output Maximum Dynamic V_{OL}	5.0	1.5V	V	(Notes 6, 7)
V_{OLV}	Quiet Output Minimum Dynamic V_{OL}	5.0	−1.2V	V	(Notes 6, 7)

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

I_{CC} for 54ACQ @ 25°C is identical to 74ACQ @ 25°C.

Note 6: Plastic DIP package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 8: Max number of data inputs (n) switching. (n −1) inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

DC Characteristics for 'ACTQ Family Devices

Symbol	Parameter	V_{CC} (V)	54ACTQ $T_A =$ −55°C to +125°C Guaranteed Limits	Units	Conditions
V_{IH}	Minimum High Level Input Voltage	4.5	2.0	V	V_{OUT} = 0.1V
		5.5	2.0		or V_{CC} − 0.1V
V_{IL}	Maximum Low Level Input Voltage	4.5	0.8	V	V_{OUT} = 0.1V
		5.5	0.8		or V_{CC} − 0.1V
V_{OH}	Minimum High Level Output Voltage	4.5	4.4	V	I_{OUT} = −50 µA
		5.5	5.4		
		4.5	3.70	V	(Note 9) $V_{IN} = V_{IL}$ or V_{IH} I_{OH} = −24 mA
		5.5	4.70		I_{OH} = −24 mA
V_{OL}	Maximum Low Level Output Voltage	4.5	0.1	V	I_{OUT} = 50 µA
		5.5	0.1		
		4.5	0.50	V	(Note 9) $V_{IN} = V_{IL}$ or V_{IH} I_{OL} = 24 mA
		5.5	0.50		I_{OL} = 24 mA
I_{IN}	Maximum Input Leakage Current	5.5	±1.0	µA	$V_I = V_{CC}$, GND
I_{OZ}	Maximum TRI-STATE Leakage Current	5.5	±5.0	µA	$V_I = V_{IL}$, V_{IH} $V_O = V_{CC}$, GND

DC Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V_{CC} (V)	54ACTQ $T_A =$ −55°C to +125°C Guaranteed Limits	Units	Conditions
I_{CCT}	Maximum I_{CC}/Input	5.5	1.6	mA	$V_I = V_{CC} - 2.1V$
I_{OLD}	Minimum Dynamic (Note 10)	5.5	50	mA	$V_{OLD} = 1.65V$ Max
I_{OHD}	Output Current	5.5	−50	mA	$V_{OHD} = 3.85V$ Min
I_{CC}	Maximum Quiescent Supply Current	5.5	80.0	μA	$V_{IN} = V_{CC}$ or GND (Note 11)
V_{OLP}	Quiet Output Maximum Dynamic V_{OL}	5.0	1.5V	V	(Notes 12, 13)
V_{OLV}	Quiet Output Minimum Dynamic V_{OL}	5.0	−1.2V	V	(Notes 12, 13)

Note 9: All outputs loaded; thresholds on input associated with output under test.

Note 10: Maximum test duration 2.0 ms, one output loaded at a time.

Note 11: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 12: Plastic DIP package.

Note 13: Max number of Data Inputs defined as (n). n−1 Data Inputs are driven 0V to 3V. One Data Input @ V_{IN} = GND.

Note 14: Max number of Data Inputs (n) switching. (n−1) Inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics

| Symbol	Parameter	V_{CC} (V) (Note 15)	54ACQ $T_A =$ −55°C to +125°C C_L = 50 pF		Units	Fig. No.
			Min	Max		
t_{PHL}, t_{PLH}	Propagation Delay Data to Output	3.3	1.0	12.5	ns	
		5.0	1.0	9.0		
t_{PZL}, t_{PZH}	Output Enable Time	3.3	1.0	13.5	ns	
		5.0	1.0	10.0		
t_{PHZ}, t_{PLZ}	Output Disable Time	3.3	1.0	11.0	ns	
		5.0	1.0	9.0		

Note 15: Voltage Range 5.0 is 5.0V ±0.5V

Voltage Range 3.3 is 3.3 ±0.3V.

Note 16: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V) (Note 17)	54ACTQ T_A = −55°C to +125°C C_L = 50 pF		Units	Fig. No.
			Min	Max		
t_{PHL}, t_{PLH}	Propagation Delay Data to Output	5.0	1.5	9.0	ns	
t_{PZL}, t_{PZH}	Output Enable Time	5.0	1.5	11.0	ns	
t_{PHZ}, t_{PLZ}	Output Disable Time	5.0	1.5	10.0	ns	

Note 17: Voltage Range 5.0 is 5.0V ±0.5V

Note 18: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	V_{CC} = OPEN
C_{PD}	Power Dissipation Capacitance	70	pF	V_{CC} = 5.0V

# Physical Dimensions inches (millimeters) unless otherwise noted

Top View

0.350 ± 0.008
(8.890 ± 0.203)

Side View

0.063 − 0.075
(1.600 − 1.905)

DETAIL A

Bottom View

0.200 ± 0.005
(5.080 ± 0.127)
TYP

45° × 0.015 ± 0.010
(0.381 ± 0.254)

0.015
(0.381)
MIN TYP

0.007 − 0.011
(0.178 − 0.279)
R TYP

0.077 − 0.093
(1.959 − 2.362)

0.022 − 0.028
(0.559 − 0.711)
TYP

PIN #1
INDEX

0.045 − 0.055
(1.143 − 1.397)
TYP

0.067 − 0.083
(1.702 − 2.108)
TYP

0.045 − 0.055
(1.143 − 1.397)
TYP

45° × 0.040 ± 0.010
(1.016 ± 0.254)
3 PLCS

Detail A

0.003
(0.076)
MIN TYP

0.015
(0.381)
MAX TYP

0.022
(0.559)
MAX TYP

0.006
(0.152)
MIN TYP

E20A (REV D)

20-Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A

0.985
(25.019)
MAX

0.025
(0.635)
RAD

20 19 18 17 16 15 14 13 12 11

0.220 − 0.310
(5.588 − 7.874)

1 2 3 4 5 6 7 8 9 10

0.005 − 0.020
(0.127 − 0.508)
RAD TYP

0.180
(4.572)
MAX

0.290 − 0.320
(7.366 − 8.128)

GLASS SEALANT

0.037 ± 0.005
(0.940 ± 0.127)

0.005
(0.127)
MIN

0.055 ± 0.005
(1.397 ± 0.127)

0.020 − 0.060
(0.508 − 1.524)

0.200
(5.080)
MAX

95° ± 5°

0.008 − 0.012
(0.203 − 0.305)

86° 94°

0.150
(3.810)
MIN

0.125 − 0.200
(3.175 − 5.080)

0.310 − 0.410
(7.874 − 10.41)

0.060
(1.524)
MAX
BOTH ENDS

0.018 ± 0.003
(0.457 ± 0.076)

0.100 ± 0.010
(2.540 ± 0.254)

J20A (REV M)

20-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J20A

www.national.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.090
0.060

0.040
0.030
TYP

0.540 MAX

0.050 ± 0.005
TYP

0.005 MIN TYP

20   11

0.370
0.250

0.285 MAX
GLASS

0.270
0.260

0.370
0.250

DETAIL A

PIN #1
IDENT

1   10

0.019
0.015 TYP

0.045 MAX
TYP

0.006
0.004
TYP

0.012
0.008

DETAIL A

W20A (REV E)

20-Lead Ceramic Flatpak (F)
NS Package Number W20A

☒ **National Semiconductor Corporation Home**	**Design · Purchasing · Quality · Company · Jobs** ☒

☒ Product Folder

54ACTQ240 Quiet Series Inverting Octal Buffer/Line Driver with TRI-STATE Outputs

Contents

- General Description
- Features
- Datasheet
- Package Availability, Models, Samples & Pricing

General Description

The 'ACQ/'ACTQ240 is an inverting octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density. The 'ACQ/'ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series features GTO output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Inverting TRI-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard 'ACT240

- 4 kV minimum ESD immunity
- Standard Microcircuit Drawing (SMD) 'ACTQ240: 5962-92184

Datasheet

Title	Size (in Kbytes)	Date	View Online	Download	Receive via Email
54ACQ240 54ACTQ240 Quiet Series Octal Buffer/Line Driver with TRI-STATE Outputs	144 Kbytes	2-Feb-99	View Online	Download	Receive via Email

Please use Adobe Acrobat to view PDF file(s).
If you have trouble printing, see Printing Problems.

Package Availability, Models, Samples & Pricing

Part Number	Package Type	# pins	Status	Models SPICE	IBIS	Samples & Electronic Orders	Budgetary Pricing Quantity	$US each
5962-9218401M2A	LCC	20	Full production	N/A	N/A	. Order	50+	$8.000
5962-9218401MRA	Cerdip	20	Full production	N/A	N/A	. Order	50+	$7.000
5962-9218401MSA	Cerpack	20	Full production	N/A	N/A	.	50+	$7.000
54ACTQ240 MDA	die		Full production	N/A	N/A	.	50+	$5.250

[Information as of 7-Mar-2001]

Quick Search

**Parametric
Search**

**System
Diagrams**

**Product
Tree**

Home