

54F/74F181 4-Bit Arithmetic Logic Unit

General Description

Commercial

74F181SC (Note 1)

74F181PC 74F181SPC

The 'F181 is a 4-bit Arithmetic logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.

Features


- Full lookahead for high-speed arithmetic operation on long words
- Guaranteed 4000V minimum ESD protection

	Military	Package Number	Package Description
		N24A	24-Lead (0.600" Wide) Molded Dual-In-Line
		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F181DM (Note 2)	J24A	24-Lead Ceramic Dual-In-Line
	54F181SDM (Note 2)	J24F	24-Lead (0.300") Ceramic Dual-In-Line
)		M24B	24-Lead (0.300") Molded Small Outline, JEDEC
	54F181FM (Note 2)	W24C	24-Lead Cerpack
	54F181LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.


Connection Diagrams



RRD-B30M105/Printed in U. S. A.


54F/74F181 4-Bit Arithmetic Logic Unit

August 1995



Unit Loading/Fan Out

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
$\overline{A}_0 - \overline{A}_3$	A Operand Inputs (Active LOW)	1.0/3.0	20 μA/ – 1.8 mA			
$\overline{B}_0 - \overline{B}_3$	B Operand Inputs (Active LOW)	1.0/3.0	20 μA/-1.8 mA			
$S_0 - S_3$	Function Select Inputs	1.0/4.0	20 µA/−2.4 mA			
М	Mode Control Input	1.0/1.0	20 µA/−0.6 mA			
Cn	Carry Input	1.0/5.0	20 µA/ -3.0 mA			
$\overline{F}_0 - \overline{F}_3$	Function Outputs (Active LOW)	50/33.3	-1 mA/20 mA			
A = B	Comparator Output	OC*/33.3	*/20 mA			
G	Carry Generate Output (Active LOW)	50/33.3	-1 mA/20 mA			
P	Carry Propagate Output (Active LOW)	50/33.3	-1 mA/20 mA			
$C_{n + 4}$	Carry Output	50/33.3	-1 mA/20 mA			



*OC-Open Collector

Functional Description

The 'F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S_0-S_3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on Active HIGH or Active LOW operands. The Function Table lists these operations.


When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the $C_{n + 4}$ output, or for carry lookahead between packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate). In the Add mode, \overline{P} indicates that \overline{F} is 15 or more, while \overline{G} indicates that F is 16 or more. In the Subtract mode P indicates that F is zero or less, while \overline{G} indicates that \overline{F} is less than zero. \overline{P} and $\overline{\mathsf{G}}$ are not affected by carry in. When speed requirements are not stringent, the 'F181 can be used in a simple Ripple Carry mode by connecting the Carry output (Cn+4) signal to the Carry input (Cn) of the next unit. For high speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for

each group of four 'F181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four $\overline{\mathsf{F}}$ outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A=B output is open collector and can be wired AND with other A=B outputs to give a comparison for more than four bits. The A=B signal can also be used with the C_{n+4} signal to indicate A>B and A<B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

'F181 Operation Table										
	S ₀ S ₁ S ₂ S ₃			S3	Logic (M = H)	Arithmetic (M = L, C ₀ = Inactive)	Arithmetic (M=L, C ₀ =Active)			
	 L	L	 L	L	<u>,,</u>	A minus 1	A			
	н	L	L	L	•B	A • B minus 1	A • B			
<u> </u>	L	н	L	L	$\overline{A} + B$	A • B minus 1	A • B			
$-C_n \xrightarrow{A_0 B_0 A_1 B_1 A_2 B_2 A_3 B_3}$	н	н	L	L	Logic "1"	minus 1 (2s comp.)	Zero			
C _n + 0 = 0 + 1 = 1 + 2 = 2 + 3 = 3 C _{n+4}	L	L	н	L	$\overline{A + B}$	A plus $(A + \overline{B})$	A plus (A + B) plus 1			
	Н	L	н	L	B	$A \bullet B$ plus (A + \overline{B})	A • B plus (A + B) plus			
50 'F181	L	н	н	L	A ⊕ B	A minus B minus 1	A minus B			
-	н	н	н	L	$A + \overline{B}$	$A + \overline{B}$	A + B plus 1			
⁵ ² ₽ 0 −	L	L	L	н	Ā∙B	A plus (A + B)	A plus (A + B plus 1			
S ₃ F ₀ F ₁ F ₂ F ₃	н	L	L	н	A⊕B	A plus B	A plus B plus 1			
ο ο ο ο Ι	L H	н Н	L	н Н	В А + В	$A \bullet \overline{B} plus (A + B)$ A + B	$A \bullet \overline{B}$ plus (A + B) plus A + B plus 1			
a All Insuit Data Invented	L	Ľ	Н	н	Logic "0"	A plus A (2 \times A)	A plus A (2 \times A) plus			
a. All Input Data Inverted	н	L	н	н	A • B	A plus A • B	A plus A • B plus 1			
	L	н	н	н	A • B	A plus A • B	A plus A • B plus 1			
	Н	н	н	н	A	A	A plus 1			
	L	L	L	L	Ā	А	A plus 1			
	н	L	L	L	$\overline{A + B}$	A + B	A + B plus 1			
	L	н	L	L	Ā∙B	$A + \overline{B}$	A + B plus 1			
	н	н	L	L	Logic "0"	minus 1 (2s comp.)	Zero			
$O_{C_n} \xrightarrow{A_0 B_0 A_1 B_1 A_2 B_2 A_3 B_3}$	L	L	н	L	Ā•₿	A plus (A • B)	A plus A • B plus 1			
	H	L	н	L	B	$A \bullet \overline{B}$ plus (A + B)	A • B plus (A + B) plus			
	L H	н Н	н Н	L L	A⊕B A●B	A minus B minus 1 A $\bullet \overline{B}$ minus 1	A minus B A ● B			
50 'F181	L	L	L	н	Ā + B	A plus A • B	A plus A • B plus 1			
	н	L	L	н	<u>A⊕B</u>	A plus B	A plus B plus 1			
³²	L	н	L	н	В	$A \bullet B$ plus (A + \overline{B})	A • B plus (A + B) plus			
⁵ 3 F ₀ F ₁ F ₂ F ₃	н	н	L	н	A • B	A • B minus 1	A • B			
	L	L	Н	н	Logic "1"	A plus A (2 $ imes$ A)	A plus A (2 $ imes$ A) plus			
b. All Input Data True	н	L	н	н	A + B	A plus (A + B)	A plus (A + B) plus 1			
b. All liput Data Hue	L H	н Н	H H	H H	A + B A	A plus (A + B) A minus 1	A plus (A+B) plus 1 A			
				L	Ā	A minus 1	A			
	н	L	L	L	Ā + B	$A \bullet \overline{B}$ minus 1	A • B			
A_0 B_0 A_1 B_1 A_2 B_2 A_3 B_3	L	н	L	L	Ā∙B	A • B minus 1	A • B			
C _n - ^C ₀ - ^C ₀ - ^C ₀ - ^C ₁ - ^C - ^C ₁ -	Н	н	L	L	Logic "1"	minus 1 (2s comp.)	Zero			
A=B	L	L	Н	L	Ā ●B	A plus (A + B)	A plus (A + B) plus 1			
50 'F181	H	L	Н	L	В	$A \bullet \overline{B}$ plus (A + B)	$A \bullet \overline{B}$ plus (A + B) plus			
- ^{S1} G O -	L H	н	Н	L	A ⊕ B A + B	A plus B A + B	A plus B plus 1			
	L		L	H	$\frac{A+B}{A+B}$	A + B A plus (A + \overline{B})	A + B plus 1 A plus (A + \overline{B}) plus 1			
$- S_3 F_0 F_1 F_2 F_3 P O -$	H	ĩ	Ľ	н	A + B	A minus B minus 1	A minus B			
<u> </u>	L	H	ī.	н	B	$A \bullet B $ plus ($A + \overline{B}$)	A • B plus (A + B) plus			
	н	н	L	н	$A + \overline{B}$	$A + \overline{B}$	A + B plus 1			
c. A Input Data Inverted;	L	L	н	н	Logic "0"	A plus A (2 $ imes$ A)	A plus A (2 $ imes$ A) plus			
B Input Data True	н	L	н	н	A • B	A plus A • B	A plus A • B plus 1			
	L H	H H	н Н	Н	A ● B	A plus A • B	A plus A • B plus 1			
	L	L	<u>н</u> L	H L	A Ā	A A	A plus 1 A plus 1			
	н	L	L	L	•B	A A + B	$A + \overline{B}$ plus 1			
	L	н	L	L	$\frac{A}{A+B}$	A + B	A + B plus 1			
$A_0 = A_0 = A_0 = A_1 = B_1 = A_2 = B_2 = A_3 = B_3$	н	н	L	L	Logic "0"	minus 1 (2s comp.)	Zero			
$O_{n+4}^{C_n} O_{n+4}^{C_n} $	L	L	н	L	Ā + B	A plus A • B	A plus A • B plus 1			
A=B	н	L	н	L	B	$A \bullet B$ plus ($A + \overline{B}$)	$A \bullet \overline{B}$ plus (A + B) plus			
- ^S 0 /F181	L	Н	Н	L	A B	A plus B	A plus B plus 1			
G G	H L	H L	H L	L H	$A \bullet B$ $\overline{A} \bullet \overline{B}$	A ● B minus 1 A plus A ● B	A ● B A plus A ● B plus 1			
	н	L	L	н	A ● B A ⊕ B	A plus A • B A minus B minus 1	A plus A • B plus T A minus B			
S ₃ F ₀ F ₁ F ₂ F ₃	L	н	L	н	B	$A \bullet \overline{B}$ plus (A + B)	$A \bullet \overline{B}$ plus (A + B) plus			
	н	н	L	н	A • B	$A \bullet \overline{B}$ minus 1	A • B			
	L	L	н	н	Logic "1"	A plus A (2 $ imes$ A)	A plus A (2 $ imes$ A) plus			
d. A Input Data True;	н	L	н	н	A + B	A plus ($A + \overline{B}$)	A plus (A + B) plus 1			
B Input Date Inverted	L	н	н	н	$A + \overline{B}$	A plus (A + B)	A plus (A+B) plus 1			
	Н	н	Н	Н	A	A minus 1	A			



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Storage Temperature -65° to $\pm 450^{\circ}$ C

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to $+7.0V$
Input Current (Note 2)	-30 mA to $+5.0$ mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max)

ESD Last Passing Voltage (Min)

twice the rated $I_{\mbox{OL}}$ (mA) $$4000\mbox{V}$$

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature Military

Commercial

Supply Voltage Military

Commercial

-55°C to +125°C 0°C to +70°C

+ 4.5V to + 5.5V + 4.5V to + 5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
oymbol			Min	Тур	Max	Onita	•00	Conditions	
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal		
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
IIH	Input HIGH Current	54F 74F			20.0 5.0	μA	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$	
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC} (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$	
V_{ID}	Input Leakage Test	74F	4.75			v	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
Ι _{ΙL}	Input LOW Current				-0.6 -1.8 -2.4 -3.0	mA	Max	$ \begin{array}{l} V_{IN} = 0.5V (M) \\ V_{IN} = 0.5V (\overline{A}_0, \overline{A}_1, \overline{A}_3, \overline{B}_0, \overline{B}_1, \overline{B}_3) \\ V_{IN} = 0.5V (S_n, \overline{A}_2, \overline{B}_2) \\ V_{IN} = 0.5V (C_n) \end{array} $	
los	Output Short-Circuit	-60		-150	mA	Max	$V_{OUT} = 0V (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$		
IOHC	Open Collector, Output OFF Leakage Test				250	μΑ	Min	$V_{O} = V_{CC} (A = B)$	
I _{CCH}	Power Supply Current			43	65.0	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current			43	65.0	mA	Max	$V_{O} = LOW$	

						5	4F	74F		
Symbol	Parameter		v	$T_A = +25^{\circ} C_C = +5.0 C_L = 50 \text{ pF}$	v		c = Mil 50 pF	T _A , V _{CC} = Com C _L = 50 pF		Units
	Path	Mode	Min	Тур	Max	Min	Max	Min	Мах	
^t PLH ^t PHL	Propagation Delay C_n to $C_n + 4$		3.0 3.0	6.4 6.1	8.5 8.0	3.0 3.0	10.0 9.5	3.0 3.0	9.5 9.0	ns
^E PLH ^E PHL	Propagation Delay \overline{A} or \overline{B} to $C_{n + 4}$	Sum	5.0 4.0	10.0 9.4	13.0 12.0	5.0 3.5	15.5 16.5	5.0 4.0	14.0 13.0	ns
^E PLH EPHL	Propagation Delay \overline{A} or \overline{B} to $C_{n + 4}$	Dif	5.0 5.0	10.8 10.0	14.0 13.0	5.0 4.0	17.0 15.0	5.0 5.0	15.0 14.0	ns
^İ PLH ^İ PHL	Propagation Delay C_n to \overline{F}	Any	3.0 3.0	6.7 6.5	8.5 8.5	2.5 2.5	16.0 12.0	3.0 3.0	9.5 9.5	ns
^İ PLH ^İ PHL	Propagation Delay \overline{A} or \overline{B} or \overline{G}	Sum	3.0 3.0	5.7 5.8	7.5 7.5	2.5 2.5	9.0 9.5	3.0 3.0	8.5 8.5	ns
^E PLH ^E PHL	Propagation Delay \overline{A} or \overline{B} to \overline{G}	Dif	3.0 3.0	6.5 7.3	8.5 9.5	2.5 2.5	11.5 11.0	3.0 3.0	9.5 10.5	ns
^E PLH ^E PHL	Propagation Delay \overline{A} or \overline{B} to \overline{P}	Sum	3.0 3.0	5.0 5.5	7.0 7.5	2.5 3.0	8.5 9.5	3.0 3.0	8.0 8.5	ns
^I PLH ^I PHL	Propagation Delay \overline{A} or \overline{B} to \overline{P}	Dif	3.0 4.0	5.8 6.5	7.5 8.5	2.5 3.0	11.0 11.0	3.0 4.0	8.5 9.5	ns
PLH PHL	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i	Sum	3.0 3.0	7.0 7.2	9.0 10.0	3.0 3.0	14.5 14.5	3.0 3.0	10.0 10.0	ns
PLH PHL	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i	Dif	3.0 3.0	8.2 5.0	11.0 11.0	3.0 3.0	17.5 14.5	3.0 3.0	12.0 12.0	ns
^E PLH EPHL	Propagation Delay Any \overline{A} or \overline{B} to Any \overline{F}	Sum	4.0 4.0	8.0 7.8	10.5 10.0	3.5 4.0	16.5 13.5	4.0 4.0	11.5 11.0	ns
PLH PHL	Propagation Delay Any \overline{A} or \overline{B} to Any \overline{F}	Dif	4.5 3.5	9.4 9.4	12.0 12.0	3.5 3.0	17.5 14.0	4.5 3.5	13.0 13.0	ns
PLH PHL	Propagation Delay \overline{A} or \overline{B} to \overline{F}	Logic	4.0 4.0	6.0 6.0	9.0 10.0	3.5 3.0	14.5 15.5	4.0 4.0	10.0 11.0	ns
PLH PHL	Propagation Delay \overline{A} or \overline{B} to $A = B$	Dif	11.0 6.0	18.5 9.8	27.0 12.5	8.0 5.5	35.0 21.0	11.0 6.0	29.0 13.5	ns

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

> P Ç

<u>181</u>

<u>74F</u>

Temperature Range Family 74F = Commercial 54F = Military


Device Type


- Package Code P = Plastic DIP SP = Slim Plastic DIP


 - D = Ceramic DIP SD = Slim Ceramic DIP
 - F = Flatpak
 - L = Leadless Chip Carrier (LCC)
 - S = Small Outline SOIC JEDEC

- Special Variations QB = Military grade device with environmental and burn-in processing


Temperature Range $C = Commercial (0^{\circ}C to + 70^{\circ}C)$ $M = Military (-55^{\circ}C to + 125^{\circ}C)$











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.