



T-45-23-17

## MM54HC4020/MM74HC4020 14-Stage Binary Counter MM54HC4040/MM74HC4040 12-Stage Binary Counter

### General Description

The MM54HC4020/MM74HC4020, MM54HC4040/MM74HC4040, are high speed binary ripple carry counters. These counters are implemented utilizing advanced silicon-gate CMOS technology to achieve speed performance similar to LS-TTL logic while retaining the low power and high noise immunity of CMOS.

The 'HC4020 is a 14 stage counter and the 'HC4040 is a 12-stage counter. Both devices are incremented on the falling edge (negative transition) of the input clock, and all their outputs are reset to a low level by applying a logical high on their reset input.

These devices are pin equivalent to the CD4020 and CD4040 respectively. All inputs are protected from damage due to static discharge by protection diodes to V<sub>CC</sub> and ground.


### Features

- Typical propagation delay: 16 ns
- Wide operating voltage range: 2–6V
- Low input current: 1 μA maximum
- Low quiescent current: 80 μA maximum (74HC Series)
- Output drive capability: 10 LS-TTL loads

### Connection Diagrams


Dual-In-Line Packages

'HC4040



TOP VIEW TL/F/5216-1

'HC4020



TOP VIEW TL/F/5216-3

Order Number MM54HC4020/4040\* or MM74HC4020/4040\*

\*Please look into Section 8, Appendix D for availability of various package types.

T-45-23-17

MM54HC4020/MM74HC4020/MM54HC4040/MM74HC4040

**Absolute Maximum Ratings** (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	$-0.5$ to $+7.0V$
DC Input Voltage ( $V_{IN}$ )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage ( $V_{OUT}$ )	$-0.5$ to $V_{CC} + 0.5V$
Clamp Diode Current ( $I_{CD}$ )	$\pm 20$ mA
DC Output Current, per pin ( $I_{OUT}$ )	$\pm 25$ mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	$\pm 50$ mA
Storage Temperature Range ( $T_{STG}$ )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation ( $P_D$ ) (Note 3)	600 mW 500 mW
S.O. Package only	
Lead Temperature ( $T_L$ ) (Soldering 10 seconds)	260°C

**Operating Conditions**

	Min	Max	Units
Supply Voltage ( $V_{CC}$ )	2	6	V
DC Input or Output Voltage ( $V_{IN}, V_{OUT}$ )	0	$V_{CC}$	V
Operating Temp. Range ( $T_A$ )			
MM74HC	$-40$	$+85$	°C
MM54HC	$-55$	$+125$	°C
Input Rise or Fall Times ( $t_r, t_f$ )			
$V_{CC} = 2.0V$	1000		ns
$V_{CC} = 4.5V$	500		ns
$V_{CC} = 6.0V$	400		ns

**DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^{\circ}C$		$74HC$	$54HC$	Units
				Typ		$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	
$V_{IH}$	Minimum High Level Input Voltage		2.0V 4.5V 6.0V	1.5 3.15 4.2		1.5 3.15 4.2	1.5 3.15 4.2	V
$V_{IL}$	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V	0.5 1.35 1.8		0.5 1.35 1.8	0.5 1.35 1.8	V
$V_{OH}$	Minimum High Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0 \text{ mA}$ $ I_{OUT}  \leq 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
$V_{OL}$	Maximum Low Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0 \text{ mA}$ $ I_{OUT}  \leq 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	.26 .26	0.33 0.33	0.4 0.4	V
$I_{IN}$	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$
$I_{CC}$	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	$\mu A$

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package:  $-12 \text{ mW}/^{\circ}C$  from  $65^{\circ}C$  to  $85^{\circ}C$ ; ceramic "J" package:  $-12 \text{ mW}/^{\circ}C$  from  $100^{\circ}C$  to  $125^{\circ}C$ .

Note 4: For a power supply of  $5V \pm 10\%$  the worst case output voltages ( $V_{OH}$  and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

\*\* $V_{IL}$  limits are currently tested at 20% of  $V_{CC}$ . The above  $V_{IL}$  specification (30% of  $V_{CC}$ ) will be implemented no later than Q1, CY'89.

3

T-45-23-17

**AC Electrical Characteristics**  $V_{CC}=5V$ ,  $T_A=25^\circ C$ ,  $C_L=15\text{ pF}$ ,  $t_r=t_f=6\text{ ns}$ 

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
$f_{MAX}$	Maximum Operating Frequency		50	30	MHz
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay Clock to Q	(Note 5)	17	35	ns
$t_{PHL}$	Maximum Propagation Delay Reset to any Q		16	40	ns
$t_{REM}$	Minimum Reset Removal Time		10	20	ns
$t_W$	Minimum Pulse Width		10	16	ns

**AC Electrical Characteristics**  $V_{CC}=2.0V$  to  $6.0V$ ,  $C_L=50\text{ pF}$ ,  $t_r=t_f=6\text{ ns}$  (unless otherwise specified)



Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$		$74HC$	$54HC$	Units
				Typ	Guaranteed Limits			
$f_{MAX}$	Maximum Operating Frequency		2.0V 4.5V 6.0V	10 40 50	6 30 35	5 24 28	4 20 24	MHz MHz MHz
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay Clock to $Q_1$		2.0V 4.5V 6.0V	80 21 18	210 42 36	265 53 45	313 63 53	ns ns ns
$T_{PHL}, t_{PLH}$	Maximum Propagation Delay Between Stages from $Q_n$ to $Q_{n+1}$		2.0V 4.5V 6.0V	80 18 15	125 25 21	156 31 26	188 38 31	ns ns ns
$t_{PHL}$	Maximum Propagation Delay Reset to Q ('4024 only)		2.0V 4.5V 6.0V	80 21 18	210 42 36	265 53 45	313 63 53	ns ns ns
$t_{PHL}$	Maximum Propagation Delay Reset to any Q ('4020 and '4040)		2.0V 4.5V 6.0V	72 24 20	240 48 41	302 60 51	358 72 61	ns ns ns
$t_{REM}$	Minimum Reset Removal Time		2.0V 4.5V 6.0V		100 20 16	126 25 21	149 50 25	ns ns ns
$t_W$	Minimum Pulse Width		2.0V 4.5V 6.0V		90 16 14	100 20 18	120 24 20	ns ns ns
$t_{TLH}, t_{THL}$	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	30 10 9	75 15 13	95 19 16	110 22 19	ns ns ns
$t_r, t_f$	Maximum Input Rise and Fall Time				1000 500 400	1000 500 400	1000 500 400	ns ns ns
$C_{PD}$	Power Dissipation Capacitance (Note 6)	(per package)		55				pF
$C_{IN}$	Maximum Input Capacitance			5	10	10	10	pF

Note 5: Typical Propagation delay time to any output can be calculated using:  $t_p = 17 + 12(N-1)\text{ ns}$ ; where N is the number of the output,  $Q_N$ , at  $V_{CC}=5V$ .Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

## Logic Diagrams

T-45-23-17

MM54HC4020/MM74HC4020/MM54HC4040/MM74HC4040



3

## Timing Diagram

T-45-23-17

TL/F5216-11

