

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com/">http://www.nexperia.com/</a>, <a href="http://www.nexperia.com/">use http://www.nexperia.com/</a>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# 74HC238; 74HCT238 3-to-8 line decoder/demultiplexer Rev. 4 — 27 January 2016

Product data sheet

## **General description**

The 74HC238; 74HCT238 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1 and E2 and E3). Every output will be LOW unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion to a 1-of-32 (5 to 32 lines) decoder with just four '238 ICs and one inverter. The '238 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

#### 2. **Features and benefits**

- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active HIGH mutually exclusive outputs
- Multiple package options
- Complies with JEDEC standard no. 7A
- Input levels:
  - ◆ For 74HC238: CMOS level
  - For 74HCT238: TTL level
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

## **Ordering information**

Table 1. **Ordering information** 


Type number Package									
	Temperature range	Name	Description	Version					
74HC238D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1					
74HCT238D	-		body width 3.9 mm						
74HC238DB	−40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-1					
74HCT238DB	-		body width 5.3 mm						




 Table 1.
 Ordering information ...continued

Type number	Package	Package									
	Temperature range Name Description V										
74HC238PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1							
74HCT238PW			body width 4.4 mm								
74HC238BQ	−40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin	SOT763-1							
74HCT238BQ			quad flat package; no leads; 16 terminals;								
			body $2.5 \times 3.5 \times 0.85$ mm								

## 4. Functional diagram






3 of 19

## 5. Pinning information

## 5.1 Pinning



## 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
A0, A1, A2	1, 2, 3	address input
Ē1	4	enable input (active LOW)
E2	5	enable input (active LOW)
E3	6	enable input (active HIGH)
Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7	15, 14, 13, 12, 11, 10, 9, 7	output (active HIGH)
GND	8	ground (0 V)
V <sub>CC</sub>	16	supply voltage

## 6. Functional description

Table 3. Function table [1]

Inputs						Outp	Outputs							
E <sub>1</sub>	E2	E3	A0	A1	A2	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	
Н	Х	Х	Х	Х	Х	L	L	L	L	L	L	L	L	
Χ	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L	
Χ	Χ	L	Х	Х	Х	L	L	L	L	L	L	L	L	
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L	
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L	
L	L	Н	L	Н	L	L	L	Н	L	L	L	L	L	
L	L	Н	Н	Н	L	L	L	L	Н	L	L	L	L	
L	L	Н	L	L	Н	L	L	L	L	Н	L	L	L	
L	L	Н	Н	L	Н	L	L	L	L	L	Н	L	L	
L	L	Н	L	Н	Н	L	L	L	L	L	L	Н	L	
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Н	

<sup>[1]</sup> H = HIGH voltage level;

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{CC}$	supply voltage			-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u>	-	±20	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		-	±25	mA
I <sub>CC</sub>	supply current			-	50	mA
I <sub>GND</sub>	ground current			-50	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	SO16, (T)SSOP16 and DHVQFN16 packages	<u>[2]</u>	-	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

X = don't care.

<sup>[2]</sup> For SO16 package: above 70 °C the value of  $P_{tot}$  derates linearly at 8 mW/K. For SSOP16 and TSSOP16 packages: above 60 °C the value of  $P_{tot}$  derates linearly at 5.5 mW/K. For DHVQFN16 package: above 60 °C the value of  $P_{tot}$  derates linearly at 4.5 mW/K.

## 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		74HC238	3	7	4HCT23	8	Unit
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
	and fall rate	V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

## 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC23	8							-		
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μΑ

Table 6. Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
C <sub>I</sub>	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT2	38									-
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level $V_{CC} = 4.5 \text{ V}$ to 5.5 V input voltage		-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
output voltage	I <sub>O</sub> = 20 μA	-	0	0.1	-	0.1	-	0.1	V	
		I <sub>O</sub> = 4.0 mA	-	0.16	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V; $I_O = 0$ A	-	-	8.0	-	80	-	160	μΑ
Δl <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V};$ other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_O = 0 \text{ A}$								
		An inputs	-	70	252	-	315	-	343	μΑ
		E1, E2 inputs	-	40	144	-	180	-	196	μΑ
		E3 input	-	145	522	-	653	-	711	μΑ
C <sub>I</sub>	input capacitance		-	3.5	-	-	-	-	-	pF

## 10. Dynamic characteristics

**Table 7. Dynamic characteristics** *GND* = 0 *V;* test circuit see *Figure 8.* 

Symbol	Parameter	Conditions			25 °C		-40 °C to	+125 °C	
			-	Min	Тур	Max	Max (85 °C)	Max (125 °C)	Unit
74HC238	3								
t <sub>pd</sub>	propagation delay	An to Yn; see Figure 6	[1]						
		V <sub>CC</sub> = 2.0 V		-	47	150	190	225	ns
		V <sub>CC</sub> = 4.5 V		-	17	30	38	45	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	ns
		V <sub>CC</sub> = 6.0 V		-	14	26	33	38	ns
		E3 to Yn; see Figure 6	[1]						
		V <sub>CC</sub> = 2.0 V		-	52	160	200	240	ns
		V <sub>CC</sub> = 4.5 V		-	19	32	40	48	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	16	-	-	-	ns
		V <sub>CC</sub> = 6.0 V		-	15	27	34	41	ns
		En to Yn or see Figure 7	<u>[1]</u>						
		V <sub>CC</sub> = 2.0 V		-	50	155	195	235	ns
		V <sub>CC</sub> = 4.5 V		-	18	31	39	47	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF		-	17	-	-	-	ns
		V <sub>CC</sub> = 6.0 V		-	14	26	33	40	ns
t	transition time	see Figure 6 and Figure 7	[2]						
		V <sub>CC</sub> = 2.0 V		-	19	75	95	110	ns
		V <sub>CC</sub> = 4.5 V		-	7	15	19	22	ns
		V <sub>CC</sub> = 6.0 V		-	6	13	16	19	ns
C <sub>PD</sub>	power dissipation capacitance	per package; $V_I = GND$ to $V_{CC}$	[3]	-	72	-	-	-	pF

Table 7. Dynamic characteristics

GND = 0 V; test circuit see Figure 8.

Symbol	Parameter	Conditions			25 °C		-40 °C to	+125 °C	
				Min	Тур	Max	Max (85 °C)	Max (125 °C)	Unit
74HCT23	38								
t <sub>pd</sub>	propagation delay	An to Yn; see Figure 6	<u>[1]</u>						
		V <sub>CC</sub> = 4.5 V		-	19	35	44	53	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	18	-	-	-	ns
		E3 to Yn; see Figure 6	<u>[1]</u>						
		V <sub>CC</sub> = 4.5 V		-	20	37	46	56	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	20	-	-	-	ns
		En to Yn or see Figure 7	<u>[1]</u>						
		V <sub>CC</sub> = 4.5 V		-	20	35	44	53	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	21	-	-	-	ns
t <sub>t</sub>	transition time	V <sub>CC</sub> = 4.5 V; see <u>Figure 6</u> and <u>Figure 7</u>	[2]	-	7	15	19	22	ns
C <sub>PD</sub>	power dissipation capacitance	per package; V <sub>I</sub> = GND to V <sub>CC</sub> – 1.5 V	[3]	-	76	-	-	-	pF

- [1] t<sub>pd</sub> is the same as t<sub>PHL</sub> and t<sub>PLH</sub>.
- [2]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .
- [3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum \left( C_L \times V_{CC}{}^2 \times f_o \right)$  where:

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.


## 11. Waveforms



Measurement points are given in Table 8.

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are typical voltage output levels that occur with the output load.

Fig 6. Input (An, E3) to output (Yn) propagation delays and output transition times



Measurement points are given in Table 8.


 $\ensuremath{V_{OL}}$  and  $\ensuremath{V_{OH}}$  are typical voltage output levels that occur with the output load.


Fig 7. Input (E1, E2) to output (Yn) propagation delays and output transition times

Table 8. Measurement points

Туре	Input	Output					
	V <sub>M</sub>	$V_{M}$ $V_{X}$ $V_{Y}$					
74HC238	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	0.1V <sub>CC</sub>	0.9V <sub>CC</sub>			
74HCT238	1.3 V	1.3 V	0.1V <sub>CC</sub>	0.9V <sub>CC</sub>			

10 of 19





Test data is given in Table 9.

Definitions for test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

R<sub>L</sub> = Load resistance.

S1 = Test selection switch

Fig 8. Test circuit for measuring switching times


Table 9. Test data

Туре	Input		Load	S1 position	
	VI	t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub>	$R_L$	t <sub>PHL</sub> , t <sub>PLH</sub>
74HC238	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT238	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

## 12. Package outline

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19

Fig 9. Package outline SOT109-1 (SO16)

#### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT338-1		MO-150			<del>99-12-27</del> 03-02-19

Fig 10. Package outline SOT338-1 (SSOP16)

#### TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	>	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT403-1		MO-153			<del>-99-12-27-</del> 03-02-18

Fig 11. Package outline SOT403-1 (TSSOP16)

74HC\_HCT238

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 12. Package outline SOT763-1 (DHVQFN16)

## 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
74HC_HCT238 v.4	20160127	Product data sheet	-	74HC_HCT238 v.3				
Modifications:	Type numb	ers 74HC238N and 74HC	T238N (SOT38-4) r	emoved.				
74HC_HCT238 v.3	20070716	Product data sheet	-	74HC_HCT238_CNV v.2				
Modifications:		of this data sheet has be of NXP Semiconductors.	en redesigned to cor	mply with the new identity				
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>							
	<ul> <li>Added type number 74HC238BQ and 74HCT238BQ (DHVQFN16 package)</li> </ul>							
74HC_HCT238_CNV v.2	19970828	Product specification	-	-				

## 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

# 74HC238; 74HCT238

#### 3-to-8 line decoder/demultiplexer

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## 17. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	1
4	Functional diagram	2
5	Pinning information	4
5.1	Pinning	
5.2	Pin description	4
6	Functional description	5
7	Limiting values	5
8	Recommended operating conditions	6
9	Static characteristics	6
10	Dynamic characteristics	8
11	Waveforms	9
12	Package outline	12
13	Abbreviations	16
14	Revision history	16
15	Legal information	17
15.1	Data sheet status	17
15.2		17
15.3	2.00.0	17
15.4		18
16	Contact information	18
17	Contents	10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.