## NTD3055L170

## Power MOSFET

### 9.0 Amps, 60 Volts, Logic Level, N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

## Features

- Pb-Free Packages are Available


## Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS $\left(T_{J}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Drain-to-Source Voltage | VDSS | 60 | Vdc |
| Drain-to-Gate Voltage (RGS = $10 \mathrm{M} \Omega$ ) | VDGR | 60 | Vdc |
| Gate-to-Source Voltage <br> - Continuous <br> - Non-repetitive ( $\mathrm{t}_{\mathrm{p}} \leq 10 \mathrm{~ms}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}} \\ & \mathrm{~V}_{\mathrm{GS}} \end{aligned}$ | $\begin{aligned} & \pm 15 \\ & \pm 20 \end{aligned}$ | Vdc |
| Drain Current <br> - Continuous @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> - Continuous @ $\mathrm{T}_{\mathrm{A}}=100^{\circ} \mathrm{C}$ <br> - Single Pulse ( $\mathrm{t}_{\mathrm{p}} \leq 10 \mu \mathrm{~s}$ ) | $\begin{gathered} \mathrm{ID} \\ \mathrm{ID} \\ \mathrm{I} \mathrm{DM} \end{gathered}$ | $\begin{aligned} & 9.0 \\ & 3.0 \\ & 27 \end{aligned}$ | Adc <br> Apk |
| ```Total Power Dissipation @ \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) Derate above \(25^{\circ} \mathrm{C}\) Total Power Dissipation @ \(T_{A}=25^{\circ} \mathrm{C}\) (Note 1) Total Power Dissipation @ \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 2)``` | PD | $\begin{gathered} \hline 28.5 \\ 0.19 \\ 2.1 \\ 1.5 \end{gathered}$ | $\begin{gathered} \hline \mathrm{W} \\ \mathrm{~W} /{ }^{\circ} \mathrm{C} \\ \mathrm{~W} \\ \mathrm{~W} \end{gathered}$ |
| Operating and Storage Temperature Range | $\mathrm{T}_{\mathrm{J},} \mathrm{T}_{\text {stg }}$ | $\begin{gathered} -55 \text { to } \\ 175 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| ```Single Pulse Drain-to-Source Avalanche Energy - Starting \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) \(\left(\mathrm{V}_{\mathrm{DD}}=25 \mathrm{Vdc}, \mathrm{V}_{\mathrm{GS}}=5.0 \mathrm{Vdc}\right.\), \(\left.\mathrm{L}=1.0 \mathrm{mH}, \mathrm{I}(\mathrm{pk})=7.75 \mathrm{~A}, \mathrm{~V}_{\mathrm{DS}}=60 \mathrm{Vdc}\right)\)``` | $\mathrm{E}_{\text {AS }}$ | 30 | mJ |
| Thermal Resistance <br> - Junction-to-Case <br> - Junction-to-Ambient (Note 1) <br> - Junction-to-Ambient (Note 2) | $\mathrm{R}_{\theta \mathrm{JC}}$ <br> $\mathrm{R}_{\theta \mathrm{JA}}$ <br> $\mathrm{R}_{\text {өJA }}$ | $\begin{gathered} 5.2 \\ 71.4 \\ 100 \\ \hline \end{gathered}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Lead Temperature for Soldering Purposes, $1 / 8^{\prime \prime}$ from case for 10 seconds | $\mathrm{T}_{\mathrm{L}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected

1. When surface mounted to an FR4 board using 0.5 sq in pad size.
2. When surface mounted to an FR4 board using minimum recommended pad size.


## ON Semiconductor ${ }^{\text {® }}$

http://onsemi.com

### 9.0 AMPERES, 60 VOLTS RDS(on) = $170 \mathrm{~m} \Omega$



ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 457 of this data sheet.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OFF CHARACTERISTICS |  |  |  |  |  |
| ```Drain-to-Source Breakdown Voltage (Note 3) ( \(\mathrm{V}_{\mathrm{GS}}=0 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{Adc}\) ) Temperature Coefficient (Positive)``` | $\mathrm{V}_{(\mathrm{BR}) \mathrm{DSS}}$ | 60 - | $53.6$ | - | $\begin{gathered} \mathrm{Vdc} \\ \mathrm{mV} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{aligned} & \text { Zero Gate Voltage Drain Current } \\ & \left(\mathrm{V}_{\mathrm{DS}}=60 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{DS}}=60 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{Vdc}, \mathrm{~T}_{\mathrm{J}}=150^{\circ} \mathrm{C}\right) \end{aligned}$ | IDSS | - | - | $\begin{aligned} & 1.0 \\ & 10 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Gate-Body Leakage Current (VGS $= \pm 15 \mathrm{Vdc}, \mathrm{V}_{\mathrm{DS}}=0 \mathrm{Vdc}$ ) | IGSS | - | - | $\pm 100$ | nAdc |

ON CHARACTERISTICS (Note 3)

| $\begin{aligned} & \text { Gate Threshold Voltage }(\text { Note } 3) \\ & \left(V_{D S}=V_{G S}, \text { ID }=250 \mu \mathrm{Adc}\right) \\ & \text { Threshold Temperature Coefficient (Negative) } \end{aligned}$ | $\mathrm{V}_{\mathrm{GS}}($ th) | 1.0 | $\begin{aligned} & 1.7 \\ & 4.2 \end{aligned}$ | 2.0 | $\begin{gathered} \mathrm{Vdc} \\ \mathrm{mV} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Static Drain-to-Source On-Resistance (Note 3) $\left(V_{G S}=5.0 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=4.5 \mathrm{Adc}\right)$ | $\mathrm{R}_{\mathrm{DS}}(\mathrm{on})$ | - | 153 | 170 | $\mathrm{m} \Omega$ |
| $\begin{aligned} & \text { Static Drain-to-Source On-Voltage (Note 3) } \\ & \quad\left(\mathrm{V}_{\mathrm{GS}}=5.0 \mathrm{Vdc}, I_{D}=9.0 \mathrm{Adc}\right) \\ & \left(\mathrm{V}_{\mathrm{GS}}=5.0 \mathrm{Vdc}, I_{\mathrm{D}}=4.5 \mathrm{Adc}, \mathrm{~T}_{\mathrm{J}}=150^{\circ} \mathrm{C}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{DS}}(\mathrm{on})$ |  | $\begin{aligned} & 1.8 \\ & 1.3 \end{aligned}$ | 2.1 | Vdc |
| Forward Transconductance (Note 3) (VDS $=8.0 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=6.0 \mathrm{Adc}$ ) | gFS | - | 7.3 | - | mhos |

DYNAMIC CHARACTERISTICS

| Input Capacitance | $\left(\begin{array}{c} \mathrm{V}_{\mathrm{DS}}= \\ \mathrm{f}=1.0 \mathrm{Vdc}, \mathrm{VGZ} \mathrm{GS} \\ \mathrm{f} \end{array}\right)=0 \mathrm{Vdc},$ | $\mathrm{C}_{\text {iss }}$ | - | 195 | 275 | pF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Capacitance |  | $\mathrm{C}_{\text {oss }}$ | - | 70 | 100 |  |
| Transfer Capacitance |  | $\mathrm{Crss}^{\text {r }}$ | - | 29 | 42 |  |

SWITCHING CHARACTERISTICS (Note 4)

| Turn-On Delay Time | $\begin{gathered} (\mathrm{VDD}=30 \mathrm{Vdc}, \mathrm{ID}=9.0 \mathrm{Adc}, \\ \mathrm{V}_{\mathrm{GS}}=5.0 \mathrm{Vdc}, \\ \left.\mathrm{R}_{\mathrm{G}}=9.1 \Omega\right)(\text { Note } 3) \end{gathered}$ | $\mathrm{t}_{\mathrm{d}(\mathrm{on})}$ | - | 9.7 | 20 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise Time |  | $\mathrm{t}_{\mathrm{r}}$ | - | 69 | 150 |  |
| Turn-Off Delay Time |  | $\mathrm{t}_{\mathrm{d} \text { (off) }}$ | - | 10 | 20 |  |
| Fall Time |  | tf | - | 38 | 80 |  |
| Gate Charge | $\left(V_{D S}=48 \mathrm{Vdc}, I_{D}=9.0 \mathrm{Adc}\right.$, <br> $\mathrm{V}_{\mathrm{GS}}=5.0 \mathrm{Vdc}$ ) (Note 3) | Q ${ }_{\text {T }}$ | - | 4.7 | 10 | nC |
|  |  | $\mathrm{Q}_{1}$ | - | 1.4 | - |  |
|  |  | $\mathrm{Q}_{2}$ | - | 2.9 | - |  |

## SOURCE-DRAIN DIODE CHARACTERISTICS

| Forward On-Voltage | (IS = 9.0 Adc, $\left.\mathrm{V}_{\mathrm{GS}}=0 \mathrm{Vdc}\right)($ Note 3 ) ( $\mathrm{IS}=9.0 \mathrm{Adc}, \mathrm{V}$ GS $=0 \mathrm{Vdc}, \mathrm{TJ}=150^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\text {SD }}$ | - | $\begin{aligned} & 0.98 \\ & 0.85 \end{aligned}$ | $1.25$ | Vdc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reverse Recovery Time | $\begin{aligned} & (\mathrm{IS}=9.0 \mathrm{Adc}, \mathrm{~V} \text { GS }=0 \mathrm{Vdc}, \\ & \mathrm{dl} / \mathrm{dt}=100 \mathrm{~A} / \mathrm{us})(\text { Note } 3) \end{aligned}$ | $\mathrm{trr}^{\text {r }}$ | - | 29.8 | - | ns |
|  |  | $\mathrm{t}_{\mathrm{a}}$ | - | 17.6 | - |  |
|  |  | $\mathrm{t}_{\mathrm{b}}$ | - | 12.2 | - |  |
| Reverse Recovery Stored Charge |  | QRR | - | 0.031 | - | $\mu \mathrm{C}$ |

3. Pulse Test: Pulse Width $\leq 300 \mu \mathrm{~s}$, Duty Cycle $\leq 2 \%$.
4. Switching characteristics are independent of operating junction temperatures.

ORDERING INFORMATION

| Device | Package | Shipping $\dagger$ |
| :--- | :---: | :---: |
| NTD3055L170 | DPAK | 75 Units/Rail |
| NTD3055L170G | DPAK <br> $($ Pb-Free $)$ | 75 Units/Rail |
| NTD3055L170-1 | DPAK-3 | 75 Units/Rail |
| NTD3055L170-1G | DPAK-3 <br> (Pb-Free) | 75 Units/Rail |
| NTD3055L170T4 | DPAK | 2500 Tape \& Reel |
| NTD3055L170T4G | DPAK <br> (Pb-Free) | 2500 Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Figure 1. On-Region Characteristics


Figure 3. On-Resistance versus Gate-to-Source Voltage



Figure 2. Transfer Characteristics


Figure 4. On-Resistance versus Drain Current and Gate Voltage


Figure 6. Drain-to-Source Leakage Current versus Voltage

## POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta \mathrm{t})$ are determined by how fast the FET input capacitance can be charged by current from the generator.
The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $\mathrm{I}_{\mathrm{G}}(\mathrm{AV})$ ) can be made from a rudimentary analysis of the drive circuit so that
$\mathrm{t}=\mathrm{Q} / \mathrm{I}_{\mathrm{G}}(\mathrm{AV})$
During the rise and fall time interval when switching a resistive load, $\mathrm{V}_{\mathrm{GS}}$ remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following:
$\mathrm{t}_{\mathrm{r}}=\mathrm{Q}_{2} \times \mathrm{R}_{\mathrm{G}} /\left(\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{GSP}}\right)$
$\mathrm{t}_{\mathrm{f}}=\mathrm{Q}_{2} \times \mathrm{R}_{\mathrm{G}} / \mathrm{V}_{\mathrm{GSP}}$
where
$\mathrm{V}_{\mathrm{GG}}=$ the gate drive voltage, which varies from zero to $\mathrm{V}_{\mathrm{GG}}$ $\mathrm{R}_{\mathrm{G}}=$ the gate drive resistance
and $\mathrm{Q}_{2}$ and $\mathrm{V}_{\mathrm{GSP}}$ are read from the gate charge curve.
During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

The capacitance ( $\mathrm{C}_{\mathrm{iss}}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $\mathrm{t}_{\mathrm{d}}(\mathrm{on})$ and is read at a voltage corresponding to the on-state when calculating $\mathrm{t}_{\mathrm{d}}$ (off).

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.
$\mathrm{t}_{\mathrm{d}(\mathrm{on})}=\mathrm{R}_{\mathrm{G}} \mathrm{C}_{\text {iss }}$ In $\left[\mathrm{V}_{\mathrm{GG}} /\left(\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{GSP}}\right)\right]$
$\mathrm{t}_{\mathrm{d}(\mathrm{off})}=\mathrm{R}_{\mathrm{G}} \mathrm{C}_{\text {iss }} \operatorname{In}\left(\mathrm{V}_{\mathrm{GG}} / \mathrm{V}_{\mathrm{GSP}}\right)$


GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation


Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge


Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS


Figure 10. Diode Forward Voltage versus Current

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature $\left(\mathrm{T}_{\mathrm{C}}\right)$ of $25^{\circ} \mathrm{C}$. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IDM) nor rated voltage ( $\mathrm{V}_{\mathrm{DSS}}$ ) is exceeded and the transition time $\left(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\right)$ do not exceed $10 \mu \mathrm{~s}$. In addition the total power averaged over a complete switching cycle must not exceed ( $\left.\mathrm{T}_{\mathrm{J}}(\mathrm{MAX})-\mathrm{T}_{\mathrm{C}}\right) /\left(\mathrm{R}_{\theta J C}\right)$.

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For
reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current (IDM), the energy rating is specified at rated continuous current (ID), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous ID can safely be assumed to equal the values indicated.

## NTD3055L170

## SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased $r(t)$, EFFECTIVE TRANSIENT THERMAL RESISTANCE


Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature


Figure 13. Thermal Response


Figure 14. Diode Reverse Recovery Waveform

