

K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM

Document Title

**256Kx16 Bit High Speed Static RAM(5V Operating).
Operated at Extended and Industrial Temperature Ranges.**

Revision History

<u>Rev No.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>																													
Rev. 0.0	Initial release with Preliminary.	Feb. 12. 1999	Preliminary																													
Rev. 1.0	1.1 Removed Low power Version. 1.2 Removed Data Retention Characteristics 1.3 Changed I _{SB1} to 20mA	Mar. 29. 1999	Preliminary																													
Rev. 2.0	2.1 Relax D.C parameters.	Aug. 19. 1999	Preliminary																													
	<table border="1"><thead><tr><th>Item</th><th>Previous</th><th>Current</th></tr></thead><tbody><tr><td>I_{CC}</td><td>12ns 15ns 20ns</td><td>190mA 185mA 180mA</td><td>200mA 195mA 190mA</td></tr></tbody></table>	Item	Previous	Current	I _{CC}	12ns 15ns 20ns	190mA 185mA 180mA	200mA 195mA 190mA																								
Item	Previous	Current																														
I _{CC}	12ns 15ns 20ns	190mA 185mA 180mA	200mA 195mA 190mA																													
	2.2 Relax Absolute Maximum Rating.																															
	<table border="1"><thead><tr><th>Item</th><th>Previous</th><th>Current</th></tr></thead><tbody><tr><td>Voltage on Any Pin Relative to V_{SS}</td><td>-0.5 to 7.0</td><td>-0.5 to V_{CC}+0.5</td></tr></tbody></table>	Item	Previous	Current	Voltage on Any Pin Relative to V _{SS}	-0.5 to 7.0	-0.5 to V _{CC} +0.5																									
Item	Previous	Current																														
Voltage on Any Pin Relative to V _{SS}	-0.5 to 7.0	-0.5 to V _{CC} +0.5																														
Rev.3.0	3.1 Delete Preliminary 3.2 Update D.C parameters and 10ns part.	Mar. 27. 2000	Final																													
	<table border="1"><thead><tr><th rowspan="2"></th><th colspan="3">Previous</th><th colspan="3">Current</th></tr><tr><th>I_{CC}</th><th>I_{SB}</th><th>I_{SB1}</th><th>I_{CC}</th><th>I_{SB}</th><th>I_{SB1}</th></tr></thead><tbody><tr><td>10ns</td><td>-</td><td rowspan="4">70mA</td><td rowspan="4">20mA</td><td>185mA</td><td rowspan="4">60mA</td><td rowspan="4">10mA</td></tr><tr><td>12ns</td><td>200mA</td><td>175mA</td></tr><tr><td>15ns</td><td>195mA</td><td>165mA</td></tr><tr><td>20ns</td><td>190mA</td><td>160mA</td></tr></tbody></table>		Previous			Current			I _{CC}	I _{SB}	I _{SB1}	I _{CC}	I _{SB}	I _{SB1}	10ns	-	70mA	20mA	185mA	60mA	10mA	12ns	200mA	175mA	15ns	195mA	165mA	20ns	190mA	160mA		
	Previous			Current																												
	I _{CC}	I _{SB}	I _{SB1}	I _{CC}	I _{SB}	I _{SB1}																										
10ns	-	70mA	20mA	185mA	60mA	10mA																										
12ns	200mA			175mA																												
15ns	195mA			165mA																												
20ns	190mA			160mA																												
	3.3 Added Extended temperature range																															
Rev.4.0	Delete 20ns speed bin	Sep. 24. 2001	Final																													

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



ELECTRONICS

K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM

256K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10,12,15ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60mA(Max.)
 - (CMOS) : 10mA(Max.)
- Operating K6R4016C1C-10 : 185mA(Max.)
K6R4016C1C-12 : 175mA(Max.)
K6R4016C1C-15 : 165mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16
- Standard Pin Configuration

K6R4016C1C-J : 44-SOJ-400


K6R4016C1C-T : 44-TSOP2-400BF

K6R4016C1C-F : 48-Fine pitch BGA with 0.75 Ball pitch

GENERAL DESCRIPTION

The K6R4016C1C is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The K6R4016C1C uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4016C1C is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward or 48 Fine pitch BGA.

FUNCTIONAL BLOCK DIAGRAM




ORDERING INFORMATION

K6R4016C1C-C10/C12/C15	Commercial Temp.
K6R4016C1C-E10/E12/E15	Extended Temp.
K6R4016C1C-I10/I12/I15	Industrial Temp.



K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
LB	Lower-byte Control(I/O1~I/O8)
UB	Upper-byte Control(I/O9~I/O16)
I/O1 ~ I/O 16	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5	V
Voltage on V _{CC} Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	Commercial	T _A	0 to 70
	Extended	T _A	-25 to 85
	Industrial	T _A	-40 to 85

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



ELECTRONICS

K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM

RECOMMENDED DC OPERATING CONDITIONS* (TA=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

* The above parameters are also guaranteed at extended and industrial temperature range.

** VIL(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA

*** VIH(Max) = Vcc + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc= 5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions				Min	Max	Unit	
Input Leakage Current	ILI	VIN=Vss to Vcc				-2	2	µA	
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc				-2	2	µA	
Operating Current	Icc	Min. Cycle, 100% Duty CS=VIL, VIN=VIH or VIL, IOUT=0mA	Com.	10ns	-	185	mA		
				12ns	-	175			
				15ns	-	165			
			Ext. Ind.	10ns	-	200			
				12ns	-	190			
				15ns	-	180			
Standby Current	ISB	Min. Cycle, CS=VIH				-	60	mA	
	ISB1	f=0MHz, CS≥Vcc-0.2V, VIN≥Vcc-0.2V or VIN≤0.2V				-	10		
Output Low Voltage Level	VOL	IOL=8mA				-	0.4	V	
Output High Voltage Level	VOH	IOH=-4mA				2.4	-	V	
	VOH1**	IOH1=-0.1mA				-	3.95	V	

* The above parameters are also guaranteed at extended and industrial temperature range.

** Vcc=5.0V±5%, Temp.=25°C.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF

* Capacitance is sampled and not 100% tested.



ELECTRONICS

K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM


AC CHARACTERISTICS($T_A=0$ to 70°C , $V_{CC}=5.0\text{V}\pm10\%$, unless otherwise noted.)

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

* The above test conditions are also applied at extended and industrial temperature range.

Output Loads(A)



Output Loads(B)
for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ



* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Symbol	K6R4016C1C-10		K6R4016C1C-12		K6R4016C1C-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	10	-	12	-	15	-	ns
Address Access Time	tAA	-	10	-	12	-	15	ns
Chip Select to Output	tCO	-	10	-	12	-	15	ns
Output Enable to Valid Output	tOE	-	5	-	6	-	7	ns
UB, LB Access Time	tBA	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tOHZ	0	5	0	6	0	7	ns
UB, LB Disable to High-Z Output	tBHZ	0	5	0	6	0	7	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns

* The above parameters are also guaranteed at extended and industrial temperature range.



ELECTRONICS

K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM


WRITE CYCLE*

Parameter	Symbol	K6R4016C1C-10		K6R4016C1C-12		K6R4016C1C-15		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	10	-	12	-	15	-	ns
Chip Select to End of Write	t _{CW}	7	-	8	-	10	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	t _{WP}	7	-	8	-	10	-	ns
Write Pulse Width(OE Low)	t _{WP1}	10	-	12	-	15	-	ns
UB, LB Valid to End of Write	t _{BW}	7	-	8	-	10	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	5	0	6	0	7	ns
Data to Write Time Overlap	t _{DW}	5	-	6	-	7	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	3	-	3	-	3	-	ns

* The above parameters are also guaranteed at extended and industrial temperature range.


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, $\overline{UB}, \overline{LB}=V_{IL}$)



K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM


TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE} = V_{IH}$)



NOTES(READ CYCLE)


1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{HZ}(\text{Min.})$ both for a given device and from device to device.
5. Transition is measured $\pm 200\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)




K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM

TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} =Low fixed)




TIMING WAVEFORM OF WRITE CYCLE(3) (\overline{CS} =Controlled)



K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM

TIMING WAVEFORM OF WRITE CYCLE(4) (\overline{UB} , \overline{LB} Controlled)



NOTES(WRITE CYCLE)

- All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low CS, WE, LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. tWP is measured from the beginning of write to the end of write.
- tCW is measured from the later of CS going low to end of write.
- tAS is measured from the address valid to the beginning of write.
- tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS or WE going high.
- If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- If CS goes low simultaneously with WE going high or after WE going low, the outputs remain high impedance state.
- Dout is the read data of the new address.
- When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	LB	UB	Mode	I/O Pin		Supply Current	
						I/O1~I/O8	I/O9~I/O16		
H	X	X*	X	X	Not Select	High-Z	High-Z	ISB, ISB1	
L	H	H	X	X	Output Disable	High-Z	High-Z	Icc	
L	X	X	H	H		High-Z	High-Z	Icc	
L	H	L	L	H		DOUT	High-Z	Icc	
			H	L		High-Z	DOUT		
			L	L		DOUT	DOUT		
L	L	X	L	H	Read	DIN	High-Z	Icc	
			H	L		High-Z	DIN		
			L	L		DIN	DIN		
L	L	X	L	H		DOUT	DOUT	Icc	

* X means Don't Care.




ELECTRONICS

K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM

PACKAGE DIMENSIONS


Units: millimeters/Inches

44-SOJ-400



44-TSOP2-400BF

Units: millimeters/Inches




K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I CMOS SRAM


PACKAGE DIMENSIONS

Units : millimeter.


Top View




Bottom View



Side View



Detail A



	Min	Typ	Max
A	-	0.75	-
B	8.90	9.00	9.10
B1	-	3.75	-
C	8.90	9.00	9.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	1.05	1.20
E1	-	0.80	-
E2	0.20	0.25	0.30
Y	-	-	0.08

Notes.

1. Bump counts: 48(8row x 6column)
2. Bump pitch : $(x,y)=(0.75 \times 0.75)$ (typ.)
3. All tolerance are ± 0.050 unless otherwise specified.
4. Typ : Typical
5. Y is coplanarity: 0.08(Max)