Document Title

256Kx16 Bit High Speed Static RAM(5V Operating). **Operated at Extended and Industrial Temperature Ranges.**

Revision History

<u>Rev No.</u>	<u>History</u>				Draft Data	<u>Remark</u>
Rev. 0.0	Initial release wit	th Preliminary.			Feb. 12. 1999	Preliminary
Rev. 1.0		w power Version. ata Retention Charac 11 to 20mA	teristics		Mar. 29. 1999	Preliminary
Rev. 2.0	2.1 Relax D.C pa	arameters.			Aug. 19. 1999	Preliminary
	lte	em	Previous	Current		
		12ns	190mA	200mA		
	Icc	15ns	185mA	195mA		
		20ns	180mA	190mA		
	2.2 Relax Absolu	ute Maximum Rating				
		tem	Previous	Current		
	Voltage on Any	Pin Relative to Vss	-0.5 to 7.0	-0.5 to Vcc+0.5		
Rev.3.0	3.1 Delete Prelin	ninary			Mar. 27. 2000	Final

3.1 Delete Preliminary Rev.3.0

3.2 Update D.C parameters and 10ns part.

		Previous		Current			
	Icc	lsb	lsb1	Icc	lsb	lsb1	
10ns	-			185mA			
12ns	200mA	70mA	20mA	175mA	60mA	10mA	
15ns	195mA	TOURA		165mA	UUIIIA		
20ns	190mA			160mA			

3.3 Added Extended temperature range

Rev.4.0 Delete 20ns speed bin Sep. 24. 2001 Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-tions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



256K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10,12,15ns(Max.)
- Low Power Dissipation Standby (TTL) : 60mA(Max.) (CMOS) : 10mA(Max.)
- Operating K6R4016C1C-10 : 185mA(Max.) K6R4016C1C-12 : 175mA(Max.) K6R4016C1C-15 : 165mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration

FUNCTIONAL BLOCK DIAGRAM


- Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16
- Standard Pin Configuration
 - K6R4016C1C-J : 44-SOJ-400 K6R4016C1C-T : 44-TSOP2-400BF K6R4016C1C-F : 48-Fine pitch BGA with 0.75 Ball pitch

GENERAL DESCRIPTION

The K6R4016C1C is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The K6R4016C1C uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4016C1C is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward or 48 Fine pitch BGA.


ORDERING INFORMATION


K6R4016C1C-C10/C12/C15	Commercial Temp.
K6R4016C1C-E10/E12/E15	Extended Temp.
K6R4016C1C-I10/I12/I15	Industrial Temp.





PIN CONFIGURATION (Top View)





PIN FUNCTION

Pin Name	Pin Function				
A0 - A17	Address Inputs				
WE	Write Enable				
CS	Chip Select				
OE	Output Enable				
LB	Lower-byte Control(I/O1~I/O8)				
UB	Upper-byte Control(I/O9~I/O16)				
I/O1 ~ I/O16	Data Inputs/Outputs				
Vcc	Power(+5.0V)				
Vss	Ground				
N.C	No Connection				

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative	on Any Pin Relative to Vss		-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Rela	ative to Vss	Vcc	Vcc -0.5 to 7.0	
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	ТА	0 to 70	°C
	Extended	ТА	-25 to 85	°C
	Industrial	ТА	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS* (TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.2	-	Vcc+0.5***	V
Input Low Voltage	Vil	-0.5**	-	0.8	V

The above parameters are also guaranteed at extended and industrial temperature range.

** VIL(Min) = -2.0V a.c(Pulse Width \leq 8ns) for I \leq 20mA

*** $V_{IH}(Max) = V_{CC} + 2.0V$ a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc= 5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Max	Unit		
Input Leakage Current	Iц	VIN=VSS to VCC	-2	2	μΑ		
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL VOUT = Vssto Vcc				2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	Com.	10ns	-	185	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA		12ns	-	175	
				15ns	-	165	
	Ext.			10ns	-	200	
			Ind.		-	190	
				15ns	-	180	
Standby Current	ISB	Min. Cycle, CS=VIH		-	-	60	mA
	ISB1	f=0MHz,			-	10	
Output Low Voltage Level	Vol	Iol=8mA				0.4	V
Output High Voltage Level	Vон	IOH=-4mA				-	V
	VOH1**	IOH1=-0.1mA			-	3.95	V

 * The above parameters are also guaranteed at extended and industrial temperature range. ** Vcc=5.0V±5%, Temp.=25°C.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	ТҮР	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

* Capacitance is sampled and not 100% tested.



AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)


TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

* The above test conditions are also applied at extended and industrial temperature range.


Output Loads(A)

Output Loads(B) for tHz, tLz, tWHz, tOW, tOLz & tOHz





* Capacitive Load consists of all components of the test environment.



READ CYCLE*

Banamatan	0h.a.l	K6R401	6C1C-10	K6R401	6C1C-12	K6R401	6C1C-15	11
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	10	-	12	-	15	-	ns
Address Access Time	taa	-	10	-	12	-	15	ns
Chip Select to Output	tCO	-	10	-	12	-	15	ns
Output Enable to Valid Output	tOE	-	5	-	6	-	7	ns
UB, LB Access Time	tBA	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
UB, LB Enable to Low-Z Output	t BLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tohz	0	5	0	6	0	7	ns
UB, LB Disable to High-Z Output	tBHZ	0	5	0	6	0	7	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns

* The above parameters are also guaranteed at extended and industrial temperature range.




WRITE CYCLE*

Basanatan	0h.a.l	K6R401	6C1C-10	K6R4016C1C-12		K6R4016C1C-15		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tCW	7	-	8	-	10	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	tWP	7	-	8	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	ns
UB, LB Valid to End of Write	tBW	7	-	8	-	10	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	5	0	6	0	7	ns
Data to Write Time Overlap	tDW	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

* The above parameters are also guaranteed at extended and industrial temperature range.


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB, LB=VIL)






TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and bHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, Hz(Max.) is less than tz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{CS}=VIL$
- 7. Address valid prior to coincident with CS transition low.
 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

twc Address -tAW twR(OE -tCW(3) cs tBW UB, LB <−tAS(4) tWP(2) WE tDΜ tDH Data in High-Z High-Z -Valid Data tOHZ(6) Data out









TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)

TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)







TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LBControlled)

NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS,WE,LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. two is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. $\ensuremath{\mathsf{tas}}$ is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycl e.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address. 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

cs	WE	OE	LB	UB	Mode	I/O	Pin	Supply Current
03		0E	LD	08	Mode	I/O 1~I/O 8	I/O9~I/O16	Supply Current
н	х	Χ*	х	х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	н	х	х	Output Disable	High-Z	High-Z	Icc
L	Х	х	н	Н				
L	н	L	L	Н	Read	Dout	High-Z	Icc
			н	L		High-Z	Dout	
			L	L		Dout	Dout	
L	L	х	L	Н	Write	DIN	High-Z	Icc
			н	L		High-Z	DIN	
			L	L		DIN	DIN	

FUNCTIONAL DESCRIPTION


* X means Don't Care.




PACKAGE DIMENSIONS

Units:millimeters/Inches

44-SOJ-400





Rev 4.0 September 2001

PACKAGE DIMENSIONS

Units : millimeter.

