Document Title

64Kx16 Bit High-Speed CMOS Static RAM(5.0V Operating). Operated at Commercial and Industrial Temperature Ranges.

Revision History

Rev.No.	<u>History</u>		<u>Draft Data</u>	<u>Remark</u>		
Rev. 0.0 Rev. 0.1 Rev. 0.2 Rev. 0.3	Initial release with Page 4, DC opera Current modify 1. Delete 15ns sp 2. Change Icc for	ation condition m	June. 8. 2001 June. 16. 2001 September. 9. 2001 December. 18.2001	Preliminary Preliminary Preliminary Preliminary		
	Iter	m	Current			
	ICC(Industrial)	10ns	85mA	75mA		
	icc(industrial)	12ns	75mA	65mA		
Rev. 1.0	Final datashee Correct read cy			June. 19. 2002	Final	
Rev. 2.0	1. Delete 12ns sp	eed bin.	July. 8. 2002	Final		
Rev. 3.0	1. Add the Lead F	ree Package typ		July. 26, 2004	Final	

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



Rev. 3.0 July 2004

1Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power		
256K x4	K6R1004C1D-J(K)C(I) 10	5	10	J : 32-SOJ			
2501(),4	K6R1004V1D-J(K)C(I) 08/10	3.3	8/10	K: 32-SOJ(LF)			
	K6R1008C1D-J(K,T,U)C(I) 10	5	10	J : 32-SOJ K : 32-SOJ(LF)	C : Commercial Temperature ,Normal Power Range I : Industrial Temperature ,Normal Power Range		
128K x8	K6R1008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	T : 32-TSOP2 U : 32-TSOP2(LF)			
	K6R1016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	, Normal Fower Range		
64K x16	K6R1016V1D-J(K,T,U,E)C(I) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA			



64K x 16 Bit High-Speed CMOS Static RAM

FEATURES

• Fast Access Time 10(Max.)

Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)

Operating K6R1016C1D-10:65mA(Max.)

- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- · Three State Outputs
- Center Power/Ground Pin Configuration
- Data Byte Control: LB: I/O1~ I/O8, UB: I/O9~ I/O16
- Standard Pin Configuration:

K6R1016C1D-J: 44-SOJ-400

K6R1016C1D-K: 44-SOJ-400(Lead-Free) K6R1016C1D-T: 44-TSOP2-400BF

K6R1016C1D-U: 44-TSOP2-400BF(Lead-Free) K6R1016C1D-E: 48-TBGA (6.0mm X 7.0mm)


with 0.75 ball pitch

• Operating in Commercial and Industrial Temperature range.

GENERAL DESCRIPTION

The K6R1016C1D is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The K6R1016C1D uses 16 common input and output lines and has at output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control $(\overline{\text{UB}}, \overline{\text{LB}})$. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1016C1D is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward or 48-TBGA.

FUNCTIONAL BLOCK DIAGRAM




PIN FUNCTION


Pin Name	Pin Function			
A0 - A15	Address Inputs			
WE	Write Enable			
CS	Chip Select			
ŌĒ	Output Enable			
LB	Lower-byte Control(I/O1~I/O8)			
UB	Upper-byte Control(I/O9~I/O16)			
I/O1 ~ I/O16	Data Inputs/Outputs			
Vcc	Power(+5.0V)			
Vss	Ground			
N.C	No Connection			



CMOS SRAM K6R1016C1D

PIN CONFIGURATION(TOP VIEW)





48-TBGA (Top View)

ABSOLUTE MAXIMUM RATINGS*

Param	eter	Symbol	Rating	Unit
Voltage on Any Pin Relative	to Vss	Vin, Vout	-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Rela	tive to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		Pd	1	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
Operating Temperature	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA= to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

The above parameters are also guaranteed at industrial temperature range.



^{**} $V_{IL}(Min)$ = -2.0V a.c(Pulse Width \leq 8ns) for $I \leq$ 20mA.
*** $V_{IH}(Max)$ = V_{CC} + 2.0V a.c(Pulse Width \leq 8ns) for $I \leq$ 20mA.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Max	Unit		
Input Leakage Current	lu	VIN=Vss to Vcc			-2	2	μΑ
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc				2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	Com.	10ns	-	65	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	Ind.	10ns	-	75	
Standby Current	Isb	Min. Cycle, CS=VIH				20	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vın≥Vcc-0.2V or Vın≤0.2V				5	
Output Low Voltage Level	Vol	IoL=8mA	-	0.4	V		
Output High Voltage Level	Vон	IOH=-4mA			2.4	-	V

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	Ci/o	VI/O=0V	-	8	pF
Input Capacitance	Cin	Vin=0V	-	6	pF

^{*} Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) **TEST CONDITIONS***


Parameter	Value		
Input Pulse Levels	0V to 3V		
Input Rise and Fall Times	3ns		
Input and Output timing Reference Levels	1.5V		
Output Loads	See below		

^{*} The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Dout $RL = 50\Omega$ O VL = 1.5V $Zo = 50\Omega$ $Zo = 50\Omega$

Output Loads(B) for thz, tLz, twhz, tow, tolz & tohz



^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance

READ CYCLE*

Banana dan	0	K6R101			
Parameter	Symbol	Min	Max	Unit	
Read Cycle Time	trc	10	-	ns	
Address Access Time	taa	-	10	ns	
Chip Select to Output	tco	-	10	ns	
Output Enable to Valid Output	toe	-	5	ns	
UB, LB Access Time	tва	-	5	ns	
Chip Enable to Low-Z Output	tLZ	3	-	ns	
Output Enable to Low-Z Output	toLZ	0	-	ns	
UB, LB Enable to Low-Z Output	tBLZ	0	-	ns	
Chip Disable to High-Z Output	tHZ	0	5	ns	
Output Disable to High-Z Output	tonz	0	5	ns	
UB, LB Disable to High-Z Output	tвнz	0	5	ns	
Output Hold from Address Change	tон	3	-	ns	
Chip Selection to Power Up Time	tpu	0	-	ns	
Chip Selection to Power DownTime	tpD	-	10	ns	

 $^{^{\}star}$ The above parameters are also guaranteed at industrial temperature range.


WRITE CYCLE*

Damanatan	0	K6R101	11-14		
Parameter	Symbol	Min	Max	Unit	
Write Cycle Time	twc	10	-	ns	
Chip Select to End of Write	tcw	7	-	ns	
Address Set-up Time	tas	0	-	ns	
Address Valid to End of Write	taw	7	-	ns	
Write Pulse Width(OE High)	twp	7	-	ns	
Write Pulse Width(OE Low)	twP1	10	-	ns	
UB, LB Valid to End of Write	tsw	7	-	ns	
Write Recovery Time	twr	0	-	ns	
Write to Output High-Z	twnz	0	5	ns	
Data to Write Time Overlap	tow	5	-	ns	
Data Hold from Write Time	tDH	0	-	ns	
End of Write to Output Low-Z	tow	3	-	ns	

^{*} The above parameters are also guaranteed at industrial temperature range.


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = VIL, \overline{WE} = VIH, \overline{UB}, \overline{LB} = VIL$






TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=ViL
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE =Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)




TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





CMOS SRAM K6R1016C1D

TIMING WAVEFORM OF WRITE CYCLE(4) ($\overline{\text{UB}}$, $\overline{\text{LB}}$ Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

 2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is $\underline{\text{the}}$ read data of the new address
- 10. When $\overline{\text{CS}}$ is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	ŌĒ	LB	UB	Mode	I/O Pin		Supply Current
CS	VVE	OE .	LB	ОВ	Wode	I/O1~I/O8	I/O9~I/O16	Supply Current
Н	Χ	X*	X	X	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	Н	Х	Х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	Н	Н				
L	Н	L	L	Н	Read	D оит	High-Z	Icc
			Н	L		High-Z	D оит	
			L	L		Douт	Douт	
L	L	Х	L	Н	Write	Din	High-Z	Icc
			Н	L		High-Z	Din	
			L	L		Din	Din	


^{*} X means Don't Care.




PACKAGE DIMENSIONS

Units:millimeters/Inches

44-SOJ-400







PACKAGE DIMENSION


Unit: millimeters

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)






Side View



	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
Е	0.80	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Υ	-	-	0.08

Detail A



Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch: $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are +/-0.050 unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)