

# KM68V4000B, KM68U4000B Family

## 512Kx8 bit Low Power & Low Vcc CMOS Static RAM

### FEATURE SUMMARY

- Process Technology : 0.4µm CMOS
- Organization : 512K x 8
- Power Supply Voltage
  - KM68V4000B Family : 3.3 ± 0.3V
  - KM68U4000B Family : 3.0 ± 0.3V
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
  - 32-SOP, 32-TSOP(II)-Forward/Reverse

### GENERAL DESCRIPTION


The KM68V4000B and KM68U4000B family are fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and have various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

### PRODUCT FAMILY

| Product List   | Operating Temp.       | Vcc Range | Speed (ns)  | PKG Type**                | Power Dissipation                |                               |
|--|-----------------------|-----------|-------------|---------------------------|----------------------------------|-------------------------------|
|  |                       |           |             |                           | Standby (I <sub>sb1</sub> , Max) | Operating (I <sub>cc2</sub> ) |
| KM68V4000BL<br>KM68V4000BL-L<br>KM68V4000BLI<br>KM68V4000BLI-L | Commercial (0~70°C)   | 3.0~3.6V  | 70*/85*/100 | 32-SOP<br>32-TSOP(II)-R/F | 50/15µA                          | 50mA                          |
|  | Industrial (-40~85°C) | 3.0~3.6V  | 85*/100     | 32-SOP<br>32-TSOP(II)-R/F | 50/20µA                          |                               |
| KM68U4000BL<br>KM68U4000BL-L<br>KM68U4000BLI<br>KM68U4000BLI-L | Commercial (0~70°C)   | 2.7~3.3V  | 70*/85*/100 | 32-SOP<br>32-TSOP(II)-R/F | 30/15µA                          |                               |
|  | Industrial (-40~85°C) | 2.7~3.3V  | 85*/100     | 32-SOP<br>32-TSOP(II)-R/F | 30/20µA                          |                               |


\* measured with 30pF test load

### PIN DESCRIPTION



| Name   | Function            | Name      | Function          |
|--------|---------------------|-----------|-------------------|
| A0~A18 | Address Inputs      | Vcc       | Power             |
| /WE    | Write Enable Input  | Vss       | Ground            |
| /CS    | Chip Select Input   | I/O1~I/O8 | Data Input/Output |
| /OE    | Output Enable Input |           |                   |

### FUNCTIONAL BLOCK DIAGRAM



# KM68V4000B, KM68U4000B Family

**Preliminary  
CMOS SRAM**


## PRODUCT LIST & ORDERING INFORMATION

### PRODUCT LIST

| Commercial Temp Products<br>(0~70°C) |                                 | Industrial Temp Products<br>(-40~85°C) |                                 |
|--------------------------------------|---------------------------------|--|---------------------------------|
| Part Name                            | Function                        | Part Name                              | Function                        |
| KM68V4000BLG-7                       | 32-SOP, 70ns, 3.3V, L           | KM68V4000BLGI-8                        | 32-SOP, 85ns, 3.3V, L           |
| KM68V4000BLG-7L                      | 32-SOP, 70ns, 3.3V, LL          | KM68V4000BLGI-8L                       | 32-SOP, 85ns, 3.3V, LL          |
| KM68V4000BLG-8                       | 32-SOP, 85ns, 3.3V, L           | KM68V4000BLGI-10                       | 32-SOP, 100ns, 3.3V, L          |
| KM68V4000BLG-8L                      | 32-SOP, 85ns, 3.3V, LL          | KM68V4000BLGI-10L                      | 32-SOP, 100ns, 3.3V, LL         |
| KM68V4000BLG-10                      | 32-SOP, 100ns, 3.3V, L          |  |                                 |
| KM68V4000BLG-10L                     | 32-SOP, 100ns, 3.3V, LL         |  |                                 |
|                                      |                                 | KM68V4000BLTI-8L                       | 32-TSOP (II) F, 85ns, 3.3V, LL  |
| KM68V4000BLT-7L                      | 32-TSOP (II) F, 70ns, 3.3V, LL  | KM68V4000BLTI-10L                      | 32-TSOP (II) F, 100ns, 3.3V, LL |
| KM68V4000BLT-8L                      | 32-TSOP (II) F, 85ns, 3.3V, LL  | KM68V4000BLRI-8L                       | 32-TSOP (II) R, 85ns, 3.3V, LL  |
| KM68V4000BLT-10L                     | 32-TSOP (II) F, 100ns, 3.3V, LL | KM68V4000BLRI-10L                      | 32-TSOP (II) R, 100ns, 3.3V, LL |
| KM68V4000BLR-7L                      | 32-TSOP (II) R, 70ns, 3.3V, LL  |  |                                 |
| KM68V4000BLR-8L                      | 32-TSOP (II) R, 85ns, 3.3V, LL  |  |                                 |
| KM68V4000BLR-10L                     | 32-TSOP (II) R, 100ns, 3.3V, LL |  |                                 |
|                                      |                                 | KM68U4000BLGI-8                        | 32-SOP, 85ns, 3.0V, L           |
| KM68U4000BLG-7                       | 32-SOP, 70ns, 3.0V, L           | KM68U4000BLGI-8L                       | 32-SOP, 85ns, 3.0V, LL          |
| KM68U4000BLG-7L                      | 32-SOP, 70ns, 3.0V, LL          | KM68U4000BLGI-10                       | 32-SOP, 100ns, 3.0V, L          |
| KM68U4000BLG-8                       | 32-SOP, 85ns, 3.0V, L           | KM68U4000BLGI-10L                      | 32-SOP, 100ns, 3.0V, LL         |
| KM68U4000BLG-8L                      | 32-SOP, 85ns, 3.0V, LL          |  |                                 |
| KM68U4000BLG-10                      | 32-SOP, 100ns, 3.0V, L          |  |                                 |
| KM68U4000BLG-10L                     | 32-SOP, 100ns, 3.0V, LL         |  |                                 |
|                                      |                                 | KM68U4000BLTI-8L                       | 32-TSOP (II) F, 85ns, 3.0V, LL  |
| KM68U4000BLT-7L                      | 32-TSOP (II) F, 70ns, 3.0V, LL  | KM68U4000BLTI-10L                      | 32-TSOP (II) F, 100ns, 3.0V, LL |
| KM68U4000BLT-8L                      | 32-TSOP (II) F, 85ns, 3.0V, LL  | KM68U4000BLRI-8L                       | 32-TSOP (II) R, 85ns, 3.0V, LL  |
| KM68U4000BLT-10L                     | 32-TSOP (II) F, 100ns, 3.0V, LL | KM68U4000BLRI-10L                      | 32-TSOP (II) R, 100ns, 3.0V, LL |
| KM68U4000BLR-7L                      | 32-TSOP (II) R, 70ns, 3.0V, LL  |  |                                 |
| KM68U4000BLR-8L                      | 32-TSOP (II) R, 85ns, 3.0V, LL  |  |                                 |
| KM68U4000BLR-10L                     | 32-TSOP (II) R, 100ns, 3.0V, LL |  |                                 |

### ORDERING INFORMATION

K M 6 8 X 4000 B X X X - XX X



**ABSOLUTE MAXIMUM RATINGS \***

| Item                                  | Symbol    | Ratings                     | Unit | Remark                                 |
|---------------------------------------|-----------|-----------------------------|------|--|
| Voltage on any pin relative to Vss    | Vin, Vout | -0.5 to Vcc+0.5             | V    | -                                      |
| Voltage on Vcc supply relative to Vss | Vcc       | -0.3 to 4.6                 | V    | -                                      |
| Power Dissipation                     | Pd        | 0.7                         | W    | -                                      |
| Storage temperature                   | Tstg      | -65 to 150                  | °C   | -                                      |
| Operating Temperature                 | Ta        | 0 to 70                     | °C   | KM68V4000BL/L-L<br>KM68U4000BL/L-L     |
|                                       |           | -40 to 85                   | °C   | KM68V4000BLI/LI-L<br>KM68U4000BLI/LI-L |
| Soldering temperature and time        | Tsolder   | 260°C, 10sec<br>(Lead Only) | -    | -                                      |

\* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS\***

| Item               | Symbol | Product           | Min     | Typ** | Max     | Unit |
|--------------------|--------|-------------------|---------|-------|---------|------|
| Supply voltage     | Vcc    | KM68V4000B Family | 3.0     | 3.3   | 3.6     | V    |
|                    |        | KM68U4000B Family | 2.7     | 3.0   | 3.3     | V    |
| Ground             | Vss    | All Family        | 0       | 0     | 0       | V    |
| Input high voltage | Vih    | KM68V4000B Family | 2.2     | -     | Vcc+0.3 | V    |
|                    |        | KM68U4000B Family | 2.2     | -     | Vcc+0.3 | V    |
| Input low voltage  | Vil    | KM68V4000B Family | -0.3*** | -     | 0.4     | V    |
|                    |        | KM68U4000B Family | -0.3*** | -     | 0.4     | V    |

\* 1) Commercial Product : Ta=0 to 70 °C unless otherwise specified

2) Industrial Product : Ta=-40 to 85 °C unless otherwise specified

\*\* Ta=25 °C

\*\*\* Vil(min)=-3.0V for • 80ns pulse width

**CAPACITANCE \* (f=1MHz, Ta=25° C)**

| Item                     | Symbol | Test Condition | Min | Max | Unit |
|--------------------------|--------|----------------|-----|-----|------|
| Input capacitance        | Cin    | Vin=0V         | -   | 8   | pF   |
| Input/Output capacitance | Cio    | Vio=0V         | -   | 10  | pF   |

\* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS


| Item  | Symbol  | Test Conditions*  | Min   | Typ**       | Max | Unit |    |    |
|---|---|---|---|-------------|-----|------|----|----|
| Input leakage current                                       | I <sub>li</sub>   | V <sub>in</sub> =V <sub>ss</sub> to V <sub>cc</sub>   | -1  | -           | 1   | μA   |    |    |
| Output leakage current                                      | I <sub>lo</sub>   | /CS=V <sub>ih</sub> or V <sub>il</sub><br>V <sub>io</sub> =V <sub>ss</sub> to V <sub>cc</sub>                               | -1  | -           | 1   | μA   |    |    |
| Operating power supply current<br>Average operating current | I <sub>cc</sub>   | /CS=V <sub>il</sub> , V <sub>in</sub> =V <sub>ih</sub><br>or V <sub>il</sub> , I <sub>io</sub> =0mA                         | Read  | -           | -   | 10   | mA |    |
|   |   |   | Write   | -           | -   | 20   |    |    |
|   | I <sub>cc1</sub>  | Cycle time=1μS 100% duty<br>/CS= 0.2V, V <sub>ih</sub> 0.2V,<br>V <sub>ih</sub> V <sub>cc</sub> -0.2V, I <sub>io</sub> =0mA | Read  | -           | -   | 10   | mA |    |
|   |   |   | Write   | -           | -   | 20   |    |    |
| I <sub>cc2</sub>  | Min cycle, 100% duty<br>/CS=V <sub>il</sub> , I <sub>io</sub> =0mA, V <sub>in</sub> =V <sub>ih</sub> or V <sub>il</sub> | -   | -   | 50          | mA  |      |    |    |
| Output low voltage  | V <sub>ol</sub>   | I <sub>ol</sub> =2.1mA  | -   | -           | 0.4 | V    |    |    |
| Output high voltage   | V <sub>oh</sub>   | I <sub>oh</sub> =-1.0mA   | 2.2   | -           | -   | V    |    |    |
| Standby Current(TTL)  | I <sub>sb</sub>   | /CS=V <sub>ih</sub>   | -   | -           | 0.5 | mA   |    |    |
| Standby<br>Current<br>(CMOS)                                | KM68V4000BL   | I <sub>sb1</sub>  | /CS= V <sub>cc</sub> -0.2V<br>Others<br>= 0~V <sub>cc</sub> | Low PWR     | -   | -    | 50 | μA |
|   | KM68V4000BL-L   |   |   | Low Low PWR | -   | -    | 15 | μA |
|   | KM68V4000BLI  | = 0~V <sub>cc</sub>   | Low PWR   | -           | -   | 50   | μA |    |
|   | KM68V4000BLI-L  |   | Low Low PWR   | -           | -   | 20   | μA |    |
|   | KM68U4000BL   | = 0~V <sub>cc</sub>   | Low PWR   | -           | -   | 30   | μA |    |
|   | KM68U4000BL-L   |   | Low Low PWR   | -           | -   | 15   | μA |    |
|   | KM68U4000BLI  | = 0~V <sub>cc</sub>   | Low PWR   | -           | -   | 30   | μA |    |
|   | KM68U4000BLI-L  |   | Low Low PWR   | -           | -   | 20   | μA |    |

\* 1) Commercial Product : Ta=0 to 70°C, V<sub>cc</sub>=3.3 ± 0.3V(68V4000B Family), V<sub>cc</sub>=3.0 ± 0.3V(68U4000B Family)  
 2) Industrial Product : Ta=-40 to 85°C, V<sub>cc</sub>=3.3 ± 0.3V(68V4000BI Family), V<sub>cc</sub>=3.0 ± 0.3V(68U4000BI Family)  
 \*\* Ta= 25°C

A.C CHARACTERISTICS

TEST CONDITIONS (1. Test Load and Test Input/Output Reference)\*

| Item                               | Value   | Remark |
|------------------------------------|---|--------|
| Input pulse level                  | 0.4 to 2.2V   | -      |
| Input rise fall time               | 5ns   | -      |
| Input and output reference voltage | 1.5V  | -      |
| Output load(See right)             | C <sub>L</sub> =100pF+1TTL<br>C <sub>L</sub> =30pF+1TTL | -      |



\* Including scope and jig capacitance

\* See test condition of DC and Operating characteristics

# KM68V4000B, KM68U4000B Family

Preliminary  
CMOS SRAM

## TEST CONDITIONS (2. Temperature and Vcc Conditions)

| Product Family    | Temperature | Power Supply(Vcc) | Speed Bin     | Comments   |
|-------------------|-------------|-------------------|---------------|------------|
| KM68V4000BL/L-L   | 0~70°C      | 3.3V ± 0.3        | 70*/85*/100ns | Commercial |
| KM68V4000BLI/LI-L | -40~85°C    | 3.3V ± 0.3        | 85*/100ns     | Industrial |
| KM68U4000BL/L-L   | 0~70°C      | 3.0V ± 0.3        | 70*/85*/100ns | Commercial |
| KM68U4000BLI/LI-L | -40~85°C    | 3.0V ± 0.3        | 85*100ns      | Industrial |

\* All the parameters are measured with 30pF test load

## PARAMETER LIST FOR EACH SPEED BIN


| Parameter List            |                                 | Symbol | Speed Bins |     |      |     |       |     | Units |
|---------------------------|---------------------------------|--------|------------|-----|------|-----|-------|-----|-------|
|                           |                                 |        | 70ns       |     | 85ns |     | 100ns |     |       |
|                           |                                 |        | Min        | Max | Min  | Max | Min   | Max |       |
| Read                      | Read cycle time                 | tRC    | 70         | -   | 85   | -   | 100   | -   | ns    |
|                           | Address access time             | tAA    | -          | 70  | -    | 85  | -     | 100 | ns    |
|                           | Chip select to output           | tCO    | -          | 70  | -    | 85  | -     | 100 | ns    |
|                           | Output enable to valid output   | tOE    | -          | 35  | -    | 40  | -     | 50  | ns    |
|                           | Chip select to low-Z output     | tLZ    | 10         | -   | 10   | -   | 10    | -   | ns    |
|                           | Output enable to low-Z output   | tOLZ   | 5          | -   | 5    | -   | 5     | -   | ns    |
|                           | Chip disable to high-Z output   | tHZ    | 0          | 25  | 0    | 25  | 0     | 30  | ns    |
|                           | Output disable to high-Z output | tOHZ   | 0          | 25  | 0    | 25  | 0     | 30  | ns    |
|                           | Output hold from address change | tOH    | 10         | -   | 10   | -   | 15    | -   | ns    |
| Write                     | Write cycle time                | tWC    | 70         | -   | 85   | -   | 100   | -   | ns    |
|                           | Chip select to end of write     | tCW    | 60         | -   | 70   | -   | 80    | -   | ns    |
|                           | Address set-up time             | tAS    | 0          | -   | 0    | -   | 0     | -   | ns    |
|                           | Address valid to end of write   | tAW    | 60         | -   | 70   | -   | 80    | -   | ns    |
|                           | Write pulse width               | tWP    | 55         | -   | 55   | -   | 70    | -   | ns    |
|                           | Write recovery time             | tWR    | 0          | -   | 0    | -   | 0     | -   | ns    |
|                           | Write to output high-Z          | tWHZ   | 0          | 25  | 0    | 25  | 0     | 30  | ns    |
|                           | Data to write time overlap      | tDW    | 30         | -   | 35   | -   | 40    | -   | ns    |
|                           | Data hold from write time       | tDH    | 0          | -   | 0    | -   | 0     | -   | ns    |
| End write to output low-Z | tOW                             | 5      | -          | 5   | -    | 5   | -     | ns  |       |

**DATA RETENTION CHARACTERISTICS**

| Item                       | Symbol            | Test Condition*             | Min           | Typ**  | Max | Unit |    |    |
|----------------------------|-------------------|-----------------------------|---------------|--------|-----|------|----|----|
| Vcc for data retention     | Vdr               | /CS• Vcc-0.2V               | 2.0           | -      | 3.6 | V    |    |    |
| Data retention current     | Idr               | KM68V4000BL/L-L             | Vcc=3.0V      | L-Ver  | -   | 1    | 30 | μA |
|                            |                   |                             | /CS• Vcc-0.2V | LL-Ver | -   | 0.5  | 15 |    |
|                            |                   | KM68V4000BLI/LI-L           | L-Ver         | -      | -   | 30   |    |    |
|                            |                   |                             | LL-Ver        | -      | -   | 20   |    |    |
|                            | KM68U4000BL/L-L   | L-Ver                       | -             | 1      | 30  |      |    |    |
|                            |                   | LL-Ver                      | -             | 0.5    | 15  |      |    |    |
|                            | KM68U4000BLI/LI-L | L-Ver                       | -             | -      | 30  |      |    |    |
|                            |                   | LL-Ver                      | -             | -      | 20  |      |    |    |
| Data retention set-up time | tSDR              | See data retention waveform | 0             | -      | -   | ms   |    |    |
| Recovery time              | tRDR              |                             | 5             | -      | -   |      |    |    |

\* 1) Commercial Product : Ta=0 to 70°C, unless otherwise specified  
 2) Industrial Product : Ta=-40 to 85°C, unless otherwise specified  
 \*\* Ta=25°C

**DATA RETENTION TIMING DIAGRAM**




**FUNCTIONAL DESCRIPTION**

| /CS | /WE | /OE | Mode           | I/O Pin | Current Mode                       |
|-----|-----|-----|----------------|---------|------------------------------------|
| H   | X   | X   | Power Down     | High-Z  | I <sub>sb</sub> , I <sub>sb1</sub> |
| L   | H   | H   | Output Disable | High-Z  | I <sub>cc</sub>                    |
| L   | H   | L   | Read           | Dout    | I <sub>cc</sub>                    |
| L   | L   | X   | Write          | Din     | I <sub>cc</sub>                    |


\* X means don't care (Must be in low or high state)

**TIMING DIAGRAMS**

**TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)**  
(/CS=/OE=Vil, /WE=Vih)




**TIMING WAVEFORM OF READ CYCLE** (/WE= Vih)




**Notes (READ CYCLE)**

1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, tHZ(max) is less than tLZ(min) both for a given device and from device to device

**TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)**



**TIMING WAVEFORM OF WRITE CYCLE (/CS Controlled)**




**Notes (WRITE CYCLE)**

1. A write occurs during the overlap( $t_{WP}$ ) of a low  $/CS$  and low  $/WE$ . A write begins at the latest transition among  $/CS$  going low and  $/WE$  going low : A write end at the earliest transition among  $/CS$  going high and  $/WE$  going high,  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured form the later of  $/CS$  going low to end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $/CS$ , or  $/WE$  going high.



PACKAGE DIMENSION

32 PIN PLASTIC SMALL OUT LINE PACKAGE (525mil)





# KM68V4000B, KM68U4000B Family

Preliminary  
CMOS SRAM

## 32 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)

Unit : Millimeters (Inches)



## 32 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400R)

