32K x 32-Bit Synchronous Pipelined Burst SRAM

FEATURES

- · Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst
- · On-Chip Address Counter.
- Self-Timed Write Cycle.
- On- Chip Address and Control Registers.
- Single 3.3V-5%/+10% Power Supply.
- 5V Tolerant Inputs except I/O Pins
- Byte Write Enable Control
- · Global Write Enable Controls a full bus-width write
- Power Down State via ZZ Signal.
- EBO Pin allows a choice of either a interleaved burst or a linear burst
- Three Chip Enables for simple depth expansion with No Data Contention; 2 cycle Enable,1 cycle Disable
- · Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Outputs.
- 100-Pin QFP /TQFP Package.

FAST ACCESS TIMES

Parameter	Symbol	-13	-15	-17	Unit
Cycle Time	tCYC	75	66	60	MHz
Clock Access Time	tCD	7	8	9	ns
Output Enable Access Time	tOE	6	7	8	ns

GENERAL DESCRIPTION

The KM732V589/L is a 1,048,576-bit Synchronous Static Random Access Memory designed for high performance Second level Cache of i486/Pentium and /Power PC based System.

It is organized as 32,768 words of 32 bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; GW, BW, LBO, ZZ.

Write cycles are internally self-timed and synchronous.

Full bus-width write is done by GW ,and each byte write is performed by the combination of WEx and BW when GW is High.


When CST is high, ADSP is blocked to control signals. Bursts can be initiate with either the address status processor (ADSP) or address status cache controller (ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (ADV) input.

LBO Pin is DC operated and determines burst sequence (linear or Interleaved).

ZZ Pin controls Power Down State and reduces Stand by current regardless of CLK.

The KM732V589/L is fabricated using Samsung's high performance CMOS technology and is available in 100 pin QFP / TQFP package. Multiple power and ground pins are utilized to minimize ground bounce


LOGIC BLOCK DIAGRAM



SAMSUNG

7964142 0023988 353

PIN CONFIGURATION (TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	PIN NO.	SYMBOL	PIN NAME	PIN NO.
A0-A14	Address Inputs	32, 33, 34, 35, 36	VDD	Power Supply (+3.3V)	15, 41, 65, 91
/	,	37, 44, 45, 46, 47	vss	Ground	17, 40, 67, 90
		48, 81, 82, 99, 100	NC	No Connect	1, 14, 16, 30, 38,39,
ADV	Burst Address Advance	83	/		42, 43, 49 ,50, 51,
ADSP	Address Status Processor	84			66, 80
ADSC	Address Status Controller	85	DQ1~	Data Inputs/Outputs	2, 3, 6, 7, 8, 9, 12
CLK	Clock	89	DQ32		13, 18, 19, 22, 23
CS1	Chip Select	98			24, 25, 28, 29, 52
CS2	Chip Select	97			53, 56, 57, 58, 59
CS2	Chip Select	92			62, 63, 68, 69, 72
WEx	Byte Write Enable	93, 94, 95, 96			73, 74, 75, 78, 79
ŌĒ	Output Enable	86	VDDQ	Output Power Supply	4, 11, 20, 27, 54, 61
G₩	Global Write Enable	88		(+3.3V)	70, 77
BW	Byte Write Enable	87	VSSQ	Output Ground	5, 10, 21, 26, 55,60
ZZ	Power Down Input	64	l		71, 76
LBO	Burst Mode Control	31			



FUNCTION DESCRIPTION

The KM732V589/L is a synchronous SRAM designed to support the burst address accessing sequence of the i486/Pentium and Power PC based microprocessor. All inputs (with the exception of $\overline{OE}\ I\ ZZ$) are sampled on rising clock edges. The start and duration of the burst access is controlled by \overline{CST} , \overline{ADSC} , \overline{ADSP} and \overline{ADV} . The accesses are enabled with the chip select signals and output enable signals. Wait states are inserted into the access with \overline{ADV} .

During normal operation, ZZ must be pulled LOW. When ZZ is pulled HIGH, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to LOW, the SRAM normally operates after 2 cycles of wake up time.

Read cycles are initiated with $\overline{\text{ADSP}}$ (regardless of WEx and $\overline{\text{ADSC}}$) using the new external address clocked into the on-chip address register whenever $\overline{\text{ADSP}}$ is sampled low, the chip selects are sampled active, and the output buffer is enabled with $\overline{\text{OE}}$. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of Clk, are carried to the Data-out buffer by the next positive edge of Clk. The data, registered in the Data-out buffer, are projected to the output pins. $\overline{\text{ADV}}$ is ignored on the clock edge that samples $\overline{\text{ADSP}}$ asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when WEx are sampled HIGH and $\overline{\text{ADV}}$ is sampled low. And $\overline{\text{ADSP}}$ is blocked to control signals by disabling $\overline{\text{CS1}}$.

All byte write is done by \overline{GW} (regardless of \overline{BW} and \overline{WEx} .) and each byte write is performed by the combination of \overline{BW} and \overline{WEx} , when \overline{GW} is High.

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting \overline{WEx} . \overline{WEx} are ignored on the clock edge that samples \overline{ADSP} low, but are sampled on the subsequent clock edges. The output buffers are disabled when \overline{WEx} are sampled low (regardless of \overline{OE}). Data is clocked into the data input register when \overline{WEx} sampled low. The address increases internally to the next address of burst if both \overline{WEx} and \overline{ADSP} are sampled low. Individual byte write cycles are performed by any one or more byte write enable signals (\overline{WEx} , \overline{WEx} , \overline{WEx}) or \overline{WEx} or \overline{WEx}) sampled low. \overline{WEx} controls DQ1~DQ8, \overline{WEx} , controls DQ9~DQ16, \overline{WEx} controls DQ17~DQ24 and \overline{WEx} controls DQ25~DQ32. Read or write cycle may also be initiated with \overline{ADSC} , instead of \overline{ADSP} . The differences between cycles initiated with \overline{ADSC} and \overline{ADSP} are as follows;

- ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
- WEx are sampled on the same clock edge that samples ADSC low (and ADSP high).

Addresses are generated for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected

BURST SEQUENCE TABLE

(Interleaved Burst)

LBO pin High	Case) 1	Case 2		Case 3		Case 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
.	0	1	0	0	1	1	l i	'n
•	1 1	0	1	1	0	0	lò	1
Fourth Address	1	1	1	0	0	1	ō	Ó

(Lenear Burst)

					(======					
LBO pin Low	Case 1		Case 2		Case 3		Case 4			
	A1	A0	A1	A0	A1	A0	A1	AO		
First Address	0	0	0	1	1	0	1	1		
4	0	1	1	0	1	1	o	Ö		
•	1	0	1	1	0	0	Ó	1		
Fourth Address	1	1	0	0	0	1	1	Ó		
114										

NOTE

1. LBO pin must be tied to High or Low, and Floating State must not be allowed.



TRUTH TABLES SYNCHRONOUS TRUTH TABLE

टडा	CS2	CS2	ADSP	ADSC	ADV	WHITE	K	Address Accessed	Operation
Н	Х	Х	Х	L	Х	X	t	N/Å	Not Selected
L	L	Х	L	Х	Х	Χ.	†	N/A	Not Selected
L	Х	Н	L	х	Х	Х	Ť	N/A	Not Selected
L	L	Х	Х	L	Х	Х	1	N/A	Not Selected
L	Х	Н	Х	L	Х	Х	t	N/A	Not Selected
L	Н	L	L	Х	Х	Х	t	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	· X	L	ŧ	External Address	Begin Burst Write Cycle
L	Н	L	Н	L	Х	н	Ť	External Address	Begin Burst Read Cycle
Х	х	Х	Н	Н	L	H	Ť	Next Address	Continue Burst Read Cycle
Н	х	Х	Х	Н	L	Н	t	Next Address	Continue Burst Read Cycle
Х	X	Х	Н	Н	L	L	t	Next Address	Continue Burst Write Cycle
Н	х	Х	х	Н	L	L	†	Next Address	Continue Burst Write Cycle
X	х	Х	Н	Н	Н	Н	t	Current Address	Suspend Burst Read Cycle
Н	×	X	Х	Н	Н	Н	1	Current Address	Suspend Burst Read Cycle
X	х	х	Н	Н	Н	L	t	Current Address	Suspend Burst Write Cycle
н	×	х	Х	Н	Н	L	t	Current Address	Suspend Burst Write Cycle

NOTE:

- 1. X means "Don't Care"
- 2. The rising edge of clock is symbolized by 1
- 3. WRITE =L means Write operation in WRITE TRUTH TABLE
 WRITE =H means Read operation in WRITE TRUTH TABLE
- 4. Operation finally depends on status of asynchronous input pins (ZZ and $\overline{\text{OE}}$)

WRITE TRUTH TABLE

GW	BW	WEa	WEb	WEc	WEd	Operation
Н	Н	х	Х	Х	Х	READ
, н	L	Н	Н	Н	Н	READ
Н	L	L	Н	Н	Н	WRITE BYTE a
Н	L	Н	L	Н	Н	WRITE BYTE b
Н	L	Н	н	L	L	WRITE BYTE c and d
Н	L	L	L	L	L	WRITE ALL BYTES
L	х	Х	х	Х	Х	WRITE ALL BYTES

NOTE:

1. X means "Don't Care"

2.All inputs in this table must meet setup and hold time around the rising edge of CLK (†)



ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	ZZ	ŌE	I/O Status
Sleep Mode	Н	х	High-Z
Read	L	L	DQ
nead	L	Н	High-Z
Write	L	Х	Din,High-Z
Deselected	L	Х	High-Z

NOTE

- 1 . X means "Don't Care"
- 2 . N.C state is Not Allowed.
- $\bf 3$. For write cycles that following read cycles, the output buffers must be disabled with $\overline{\text{OE}},\,$ otherwise data bus contention will occur.
- 4 . Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- 5. Deselected means power down state of which stand-by current depends on cycle time.

PASS-THROUGH TRUTH TABLE

Previous Cycle		Present C	ycle			Next Cycle	
Operation WRITE		Operation CS1 W		WRITE	ŌΕ		
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	Initiate Read Cycle Address=An Data=Qn-1 for all bytes	L	н	L	Read Cycle Data=Qn	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=Qn-1 for all bytes	н	Н	L	No carryover from previous cycle	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=High-Z	н	н	Н	No carryover from previous cycle	
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	Initiate Read Cycle Address=An, Data=Qn-1 for one byte	L	н	L	Read Cycle Data=Qn	
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	No new cycle Data=Dn-1 for one byte	Н	н	L	No carryover from previous cycle	

NOTE

- 1 . This operation makes written data immediately available at output during a read cycle preceded by a write cycle.
- 2 . CS2 =Low and CS2=High .(Not Deselected)
- 3 . ADSC =High when CST=High (Not Deselected)
- 4. WRITE = Low means that one or more byte write enable inputs (WEa, WEb, WEc, WEd) and BW are Low or GW is High.



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit	
Voltage on Voo Supply Relative to Vss	VDD	-0.3 to 4.6	٧	
Voltage on Any Other Pin Relative to Vss	Vin	-0.3 to 6.0	V	
Power Dissipation	PD	1.2	w	
Storage Temperature	Tstg	-65 to +150	°C	
Operating Temperature	Торя	0 to +70	∘c	
Storage Temperature Range Under Bias	TBIAS	-10 to +85	∞	

^{*}NOTE: Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS $(0^{\circ}C \le TA \le 70^{\circ}C)$

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	Voo	3.13	3.3	3.6	V
Ground	Vss	0	0	0	٧

DC ELECTRICAL CHARACTERISTICS (VD=3.3V-5%/+10%, TA=0°C to +70°C)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	tit	VIN=Vss to VDD		-2	+2	μA
Output Leakage Current	lol	Output Disabled, Vour=Vss to V	DD	-2	+2	μΑ
Operating Current	lcc	Ιουτ=0mA , ZZ < VIL	75MHz	-	200	mA
		All Inputs = VIH or VIL	66MHz	-	180	
		Cycle Time ≥ tCYC min	60MHz	-	160	
Standby Current	lsb	Device deselected, IOUT=0mA, Z	Z≤ VIL	-	30	mA
		All Inputs = VIH or VIL,				
		Cycle Time ≥ tCYC min	e Time ≥ tCYC min			
	Isb1	Device deselected, ZZ ≤ VIL		-	5	mA
		All Inputs= Fixed(Vpp-0.2 or 0.2\	η 			
		Cycle Time =0 MHz	L-Ver.	-	1	mA
	lsb2	ZZ≥Voo-0.2V		-	5	mA
		All Inputs= VDD-0.2 or 0.2V	<u> </u>			
		Cycle Time ≥ tCYC min	L-Ver.		200	uA
Output Low Voltage	Vol	tol=8.0mA		-	0.4	٧
Output High Voltage	Voh	loh=-4.0mA		2.4	-	٧
Input Low Voltage	Vil			-0.5*	0.8	٧
Input High Voltage	Vih			2.2	5.5 **	٧

^{*} Vil(min)=-3.0 (Pulse Width ≤20ns)

^{**} In Case of I/O Pins, max. Vih is Vdd +0.5V



CAPACITANCE* (TA=25°C, f=1Mhz)


Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	Vin=0V	•	5	pF
Output Capacitance	Соит	Vout=0V	•	7	pF

^{*}NOTE: Sampled not 100% tested.


TEST CONDITIONS (TA=0°C to 70°C, VDD=3.3V-5%/+10%, unless otherwise specified)

Parameter	Value				
Input Pulse Level	0 to 3V				
Input Rise and Fall Time (Measured at 0.3V and 2.7V)	2ns				
Input and Output Timing Reference Levels	1.5V				
Output Load	See Fig. 1				





Output Load (B) (for tLZC, tLZOE, tHZOE & tHZC)



* Including Scope and Jig Capacitance


Fig. 1


AC TIMING CHARACTERISTICS (VDD=3.3V-5%/+10%, TA=0°C to +70°C)


Parameter	Symbol	KM732V589-13		KM732V589-15		KM732V589-17		Unit
		Min	Max	Min	Max	Min	Max	Onit
Cycle Time	tCYC	. 13		15		17		ns
Clock Access Time	tCD		7		8		9	ns
Output Enable to Data Valid	tOE		6		7		8	ns
Clock High to Output Low-Z	tLZC	6		6		6		ns
Output Hold from Clock High	tOH	2.5		2.5		2.5		ns
Output Enable Low to Output Low-Z	tLZOE	2		2		2		ns
Output Enable High to Output High-Z	tHZOE	2	5	2	6	2	6	ns
Clock High to Output High-Z	tHZC		7		7		7	ns
Clock High Pulse Width	tCH -	4.5		5.5	,	6		ns
Clock Low Pulse Width	tCL	4.5		5.5		6		ns
Address Setup to Clock High	tAS	2.5		2.5		2.5		ns
Address Status Setup to Clock High	tSS	2.5		2.5		2.5		ns
Data Setup to Clock High	tDS	2.5		2.5		2.5		ns
Write Setup to Clock High(GW,BW,WEx)	tWS	2.5		2.5		2.5	<u> </u>	ns
Address Advance Setup to Clock High	tADVS	2.5		2.5		2.5		ns
Chip Select Setup to Clock High	tCSS	2.5		2.5		2.5		ns
Address Hold from Clock High	tAH	0.5		0.5		0.5		ns
Address Status Hold from Clock High	tSH	0.5		0.5		0.5		ns
Data Hold from Clock High	tDH	0.5		0.5		0.5		ns
Write Hold from Clock High(GW,BW,WEx)	tWH	0.5		0.5		0.5		ns
Address Advance Hold from Clock High	tADVH	0.5		0.5		0.5		ns
Chip Select Hold from Clock High	tCSH	0.5		0.5		0.5		ns
ZZ High to Power Down	tPDS	2		2		2		cycle
ZZ Low to Power Up	tPUS	2		2		2		cycle


NOTE:

- 1. All address inputs must meet the specified setup and hold times for all rising clock (Clk) edges whenever ADSC and/or ADSP is sampled low and this device is chip selected. All other synchronous inputs must meet the specified sample and hold times whenever this device is chip selected.
- 2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
- 3. ADSC or ADSP must not be asserted for at least 2 Clocks after leaving ZZ state.















APPLICATION INFORMATION

DEPTH EXPANSION

The Samsung 32Kx32 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 32K depth to 64K depth without extra logic.



INTERLEAVE READ TIMING

(Refer to non-interleave write timing for interleave write timing);

