

STD11N65M2, STP11N65M2, STU11N65M2

N-channel 650 V, 0.6 Ω typ., 7 A MDmesh™ M2
Power MOSFET in DPAK, TO-220 and IPAK packages

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STD11N65M2	650 V	0.68 Ω	7 A	85 W
STP11N65M2				
STU11N65M2				

- Extremely low gate charge
- Excellent output capacitance (C_{oss}) profile
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

These devices are N-channel Power MOSFETs developed using MDmesh™ M2 technology. Thanks to their strip layout and improved vertical structure, these devices exhibit low on-resistance and optimized switching characteristics, rendering them suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STD11N65M2	11N65M2	DPAK	Tape and reel
STP11N65M2		TO-220	Tube
STU11N65M2		IPAK	

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
2.1	Electrical characteristics (curves)	6
3	Test circuits	9
4	Package information	10
4.1	DPAK (TO-252) type A package information.....	10
4.2	DPAK (TO-252) packing information.....	13
4.3	TO-220 type A package information.....	15
4.4	IPAK (TO-251) Type A package information	17
4.5	IPAK (TO-251) Type C package information.....	19
5	Revision history	21

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 25	V
I_D	Drain current (continuous) at $T_{case} = 25^\circ C$	7	A
	Drain current (continuous) at $T_{case} = 100^\circ C$	4.4	
$I_{DM}^{(1)}$	Drain current (pulsed)	28	A
P_{TOT}	Total dissipation at $T_{case} = 25^\circ C$	85	W
$dv/dt^{(2)(3)}$	Peak diode recovery voltage slope	15	V/ns
$dv/dt^{(4)}$	MOSFET dv/dt ruggedness	50	
T_{stg}	Storage temperature	-55 to 150	$^\circ C$
T_j	Operating junction temperature		

Notes:

(¹) Pulse width limited by T_{jmax} .

(²) starting $T_j = 25^\circ C$, $I_D = I_{AS}$, $V_{DD} = 50 V$.

(³) $I_{SD} \leq 7 A$, $dI/dt=400 A/\mu s$, V_{DS} peak < $V_{(BR)DSS}$ $V_{DD} = 80\% V_{(BR)DSS}$.

(⁴) $V_{DS} \leq 520 V$.

Table 3: Thermal data

Symbol	Parameter	Value			Unit
		DPAK	TO-220	IPAK	
$R_{thj-case}$	Thermal resistance junction-case	1.47	62.5	100	$^\circ C/W$
$R_{thj-amb}$	Thermal resistance junction-ambient				
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb		50		

Notes:

(¹) When mounted on a 1-inch² FR-4, 2 Oz copper board.

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
$I_{AR}^{(1)}$	Avalanche current, repetitive or not repetitive	1.5	A
$E_{AS}^{(2)}$	Single pulse avalanche energy	110	mJ

Notes:

(¹) Pulse width limited by T_{jmax} .

(²) starting $T_j = 25^\circ C$, $I_D = I_{AR}$, $V_{DD} = 50 V$.

2 Electrical characteristics

($T_{case} = 25^\circ C$ unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	650			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 650 V$			1	μA
		$V_{GS} = 0 V, V_{DS} = 650 V, T_{case} = 125^\circ C$			100	
I_{GSS}	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 25 V$			± 10	μA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	3	4	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10 V, I_D = 3.5 A$		0.6	0.68	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 100 V, f = 1 MHz, V_{GS} = 0 V$	-	410	-	pF
C_{oss}	Output capacitance		-	20	-	
C_{rss}	Reverse transfer capacitance		-	0.95	-	
$C_{oss\ eq.}\text{(1)}$	Equivalent output capacitance	$V_{DS} = 0$ to $520 V, V_{GS} = 0 V$	-	83	-	pF
R_G	Intrinsic gate resistance	$f = 1 MHz, I_D = 0 A$	-	6.4	-	Ω
Q_g	Total gate charge	$V_{DD} = 520 V, I_D = 7 A, V_{GS} = 10 V$ (see Figure 17: "Gate charge test circuit")	-	12.5	-	nC
Q_{gs}	Gate-source charge		-	3.2	-	
Q_{gd}	Gate-drain charge		-	5.8	-	

Notes:

(1) $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 325 V, I_D = 3.5 A$ $R_G = 4.7 \Omega, V_{GS} = 10 V$ (see Figure 16: "Switching times test circuit for resistive load" and Figure 21: "Switching time waveform")	-	9.5	-	ns
t_r	Rise time		-	7.5	-	
$t_{d(off)}$	Turn-off delay time		-	26	-	
t_f	Fall time		-	15	-	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		7	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		28	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$, $I_{SD} = 7 \text{ A}$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 7 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 60 \text{ V}$ (see Figure 18: "Test circuit for inductive load switching and diode recovery times")	-	318		ns
Q_{rr}	Reverse recovery charge		-	2.5		μC
I_{RRM}	Reverse recovery current		-	15.5		A
t_{rr}	Reverse recovery time	$I_{SD} = 7 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 60 \text{ V}$, $T_j = 150 \text{ }^\circ\text{C}$ (see Figure 18: "Test circuit for inductive load switching and diode recovery times")	-	437		ns
Q_{rr}	Reverse recovery charge		-	3.2		μC
I_{RRM}	Reverse recovery current		-	15		A

Notes:

(1) Pulse width is limited by safe operating area.

(2) Pulse test: pulse duration = 300 μs , duty cycle 1.5%.

2.1

Electrical characteristics (curves)













Figure 2: Safe operating area for DPAK and IPAK**Figure 3: Thermal impedance for DPAK and IPAK****Figure 4: Safe operating area for TO-220****Figure 5: Thermal impedance for TO-220****Figure 6: Output characteristics****Figure 7: Transfer characteristics**

Figure 8: Gate charge vs gate-source voltage**Figure 9: Static drain-source on-resistance****Figure 10: Capacitance variations****Figure 11: Normalized gate threshold voltage vs temperature****Figure 12: Normalized on-resistance vs temperature****Figure 13: Normalized V(BR)DSS vs temperature**

Electrical characteristics

STD11N65M2, STP11N65M2, STU11N65M2

Figure 14: Output capacitance stored energy






Figure 15: Source- drain diode forward characteristics




3 Test circuits

Figure 16: Switching times test circuit for resistive load




AM01468v1

Figure 17: Gate charge test circuit




AM01469v1

Figure 18: Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 19: Unclamped inductive load test circuit




AM01471v1

Figure 20: Unclamped inductive waveform



AM01472v1

Figure 21: Switching time waveform



AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

4.1 DPAK (TO-252) type A package information

Figure 22: DPAK (TO-252) type A package outline





Table 9: DPAK (TO-252) type A mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
e	2.16	2.28	2.40
e1	4.40		4.60
H	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

Figure 23: DPAK (TO-252) recommended footprint (dimensions are in mm)



4.2 DPAK (TO-252) packing information

Figure 24: DPAK (TO-252) tape outline




Figure 25: DPAK (TO-252) reel outline




Table 10: DPAK (TO-252) tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	B	1.5	
B1		12.1	C	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	T		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty.		2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40				
T	0.25	0.35			
W	15.7	16.3			

4.3 TO-220 type A package information

Figure 26: TO-220 type A package outline




Table 11: TO-220 type A mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
øP	3.75		3.85
Q	2.65		2.95

4.4 IPAK (TO-251) Type A package information

Figure 27: IPAK (TO-251) type A package outline





Table 12: IPAK (TO-251) type A package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20		2.40
A1	0.90		1.10
b	0.64		0.90
b2			0.95
b4	5.20		5.40
B5		0.30	
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
E	6.40		6.60
e		2.28	
e1	4.40		4.60
H		16.10	
L	9.00		9.40
L1	0.80		1.20
L2		0.80	1.00
V1		10°	

4.5 IPAk (TO-251) Type C package information

Figure 28: IPAk (TO-251) type C package outline



0068771_IK_typeC_rev13

Table 13: IPAK (TO-251) type C package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20	2.30	2.35
A1	0.90	1.00	1.10
b	0.66		0.79
b2			0.90
b4	5.23	5.33	5.43
c	0.46		0.59
c2	0.46		0.59
D	6.00	6.10	6.20
D1	5.20	5.37	5.55
E	6.50	6.60	6.70
E1	4.60	4.78	4.95
e	2.20	2.25	2.30
e1	4.40	4.50	4.60
H	16.18	16.48	16.78
L	9.00	9.30	9.60
L1	0.90	1.00	1.20
L2	0.90	1.08	1.25
θ1	3°	5°	7°
θ2	1°	3°	5°

5 Revision history

Table 14: Document revision history

Date	Revision	Changes
16-May-2014	1	First release.
14-Aug-2015	2	<p>Text and formatting changes throughout document.</p> <p>On cover page:</p> <ul style="list-style-type: none"> - updated <i>Title, Features and Description</i> <p>In section <i>Electrical characteristics</i>:</p> <ul style="list-style-type: none"> - updated and renamed table <i>Static</i> (was On /off states) Updated section <i>Electrical characteristics (curves)</i> Updated and renamed section <i>Package information</i> (was Package mechanical data)
17-Aug-2015	3	<p>Datasheet promoted from preliminary data to production data.</p> <p>In section <i>Electrical ratings</i>:</p> <ul style="list-style-type: none"> - updated and renamed table <i>Absolute maximum ratings</i> <p>In section <i>Electrical characteristics</i>:</p> <ul style="list-style-type: none"> - updated table <i>Source-drain diode</i> <p>In section <i>Electrical characteristics (curves)</i></p> <ul style="list-style-type: none"> - updated figure <i>Thermal impedance for DPAK and IPAK</i> <p>Added section <i>IPAK (TO-251) Type C package information</i></p>
07-Sep-2015	4	Minor text and formatting changes throughout document.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved