

STP18N60DM2

N-channel 600 V, 0.260 Ω typ., 12 A MDmesh™ DM2 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

| Order code | V _{DS} | R _{DS(on)} max. | ΙD |
|-------------|-----------------|--------------------------|------|
| STP18N60DM2 | 600 V | 0.295 Ω | 12 A |

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

| Order code | Marking | Package | Packing |
|-------------|----------|---------|---------|
| STP18N60DM2 | 18N60DM2 | TO-220 | Tube |

Contents STP18N60DM2

Contents

| 1 | Electric | cal ratings | 3 |
|---|----------|-------------------------------------|----|
| 2 | Electric | cal characteristics | 4 |
| | 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test cir | ·cuits | 9 |
| 4 | Packag | e information | 10 |
| | 4.1 | TO-220 type A package information | 11 |
| 5 | Revisio | n history | 13 |

STP18N60DM2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|--------------------------------|--|------------|-------|
| V _G s | Gate-source voltage | ± 25 | V |
| 1- | Drain current (continuous) at T _{case} = 25 °C | 12 | ۸ |
| ID | Drain current (continuous) at T _{case} = 100 °C | 7.6 | Α |
| I _{DM} ⁽¹⁾ | Drain current (pulsed) | 48 | Α |
| P _{TOT} | Total dissipation at T _{case} = 25 °C | 90 | W |
| dv/dt ⁽²⁾ | Peak diode recovery voltage slope | 40 | V/ns |
| dv/dt ⁽³⁾ | MOSFET dv/dt ruggedness | 50 | V/IIS |
| T _{stg} | Storage temperature range -55 to 150 | | °C |
| Tj | Operating junction temperature range | -55 (0 150 | C |

Notes:

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|-----------------------|---------------------------------------|-------|------|
| R _{thj-case} | Thermal resistance junction-case max. | 1.39 | °C/W |
| R _{thj-amb} | Thermal resistance junction-ambient | 62.5 | |

Table 4: Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|--------------------------------|---|-------|------|
| I _{AR} ⁽¹⁾ | Avalanche current, repetitive or not repetitive | 2.5 | Α |
| E _{AR} ⁽²⁾ | Single pulse avalanche energy | 380 | mJ |

Notes:

⁽¹⁾ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ $I_{SD} \leq$ 12 A, di/dt \leq 400 A/ μ S, $V_{DS(peak)} < V_{(BR)DSS}, \, V_{DD}$ = 80% $V_{(BR)DSS}.$

 $^{^{(3)}}$ V_{DS} ≤ 480 V.

 $^{^{(1)}}$ Pulse width is limited by T_{jmax} .

 $^{^{(2)}}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.

Electrical characteristics STP18N60DM2

2 Electrical characteristics

(T_{case}= 25 °C unless otherwise specified)

Table 5: Static

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------|---------------------------------------|---|------|-------|-------|----------|
| V _{(BR)DSS} | Drain-source breakdown voltage | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ | 600 | | | V |
| | Zara gata valtaga drain | V _{GS} = 0 V, V _{DS} = 600 V | | | 1.5 | μΑ |
| IDSS | Zero gate voltage drain current | V _{GS} = 0 V, V _{DS} = 600 V, T _{case} = 125 °C | | | 100 | μΑ |
| Igss | Gate-body leakage current | V _{DS} = 0 V, V _{GS} = ±25 V | | | ±10 | μΑ |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}$, $I_D = 250 \mu A$ | 2 | 3 | 4 | ٧ |
| R _{DS(on)} | Static drain-source on- resistance | V _{GS} = 10 V, I _D = 6 A | | 0.260 | 0.295 | Ω |

Table 6: Dynamic

| Symbol | Parameter Test conditions | | Min. | Тур. | Max. | Unit |
|------------------|-------------------------------|---|------|------|------|------|
| C _{iss} | Input capacitance | | 1 | 800 | 1 | pF |
| Coss | Output capacitance | $V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ | - | 40 | - | pF |
| Crss | Reverse transfer capacitance | Ves = 0 V | 1 | 1.33 | 1 | pF |
| Coss eq. (1) | Equivalent output capacitance | $V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V | - | 80 | - | pF |
| R _G | Intrinsic gate resistance | f = 1 MHz, I _D = 0 A | - | 5.6 | - | pF |
| Q_g | Total gate charge | $V_{DD} = 480 \text{ V}, I_D = 12 \text{ A},$ | ı | 20 | ı | nC |
| Q _{gs} | Gate-source charge | V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge | 1 | 5.2 | 1 | nC |
| Q_{gd} | Gate-drain charge | behavior") | - | 8.5 | - | nC |

Notes:

Table 7: Switching times

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|--|------|------|------|------|
| t _{d(on)} | Turn-on delay time | $V_{DD} = 300 \text{ V}, I_D = 6 \text{ A}$ | - | 13.5 | - | ns |
| tr | Rise time | $R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for | - | 8 | - | ns |
| t _{d(off)} | Turn-off-delay time | resistive load switching times" | ı | 9.5 | 1 | ns |
| t _f | Fall time | and Figure 19: "Switching time waveform") | - | 32.5 | - | ns |

 $^{^{(1)}}$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when Vps increases from 0 to 80% Vpss

Table 8: Source-drain diode


| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|---|------|-------|------|------|
| I _{SD} | Source-drain current | | - | | 12 | Α |
| I _{SDM} ⁽¹⁾ | Source-drain current (pulsed) | | - | | 48 | Α |
| V _{SD} ⁽²⁾ | Forward on voltage | V _{GS} = 0 V, I _{SD} = 12 A | - | | 1.6 | V |
| t _{rr} | Reverse recovery time | I _{SD} = 12 A, di/dt = 100 A/µs, | - | 125 | | ns |
| Qrr | Reverse recovery charge | V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load | - | 0.675 | | nC |
| I _{RRM} | Reverse recovery current | switching and diode recovery times") | - | 11 | | Α |
| t _{rr} | Reverse recovery time | I _{SD} = 12 A, di/dt = 100 A/µs, | - | 190 | | ns |
| Qrr | Reverse recovery charge | $V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$ (see Figure 16: "Test circuit for | - | 1225 | | nC |
| I _{RRM} | Reverse recovery current | inductive load switching and diode recovery times") | - | 13 | | Α |


Notes:


⁽¹⁾ Pulse width is limited by safe operating area.


 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)











STP18N60DM2 Electrical characteristics


Figure 6: Gate charge vs gate-source voltage GIPG250320151541ALS V_{DS} $V_{DD} = 480 \text{ V}$ $I_{D} = 12 \text{ A}$ 600 12 V_{DS} 10 500 400 8 300 6 200 100 2 ok O ∐0 Q _g(nC) 20 16

Figure 7: Static drain-source on-resistance

R_{DS(on)}
(Ω)
0.275
0.270
V_{GS} = 10 V
0.265
0.260
0.250
0.2 4 6 8 10 12 I_D (A)










Figure 12: Source-drain diode forward characteristics V_{SD} GIPG250320151630ALS 1.1 T_i = -50 °C 1.0 0.9 T_i = 25 °C 0.8 T_j = 150 °C 0.7 0.6 0.5 8 10 12 $I_{SD}(A)$

Figure 13: Output capacitance stored energy


E_{OSS} GIPD280120161127EOS
(μJ)
6
5
4
3
2
1
0
0 100 200 300 400 500 600 V_{DS} (V)


STP18N60DM2 Test circuits


3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 16: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220 type A package information

Figure 20: TO-220 type A package outline




Table 9: TO-220 type A mechanical data

| Dim | | mm | |
|------|-------|-------|-------|
| Dim. | Min. | Тур. | Max. |
| А | 4.40 | | 4.60 |
| b | 0.61 | | 0.88 |
| b1 | 1.14 | | 1.55 |
| С | 0.48 | | 0.70 |
| D | 15.25 | | 15.75 |
| D1 | | 1.27 | |
| E | 10.00 | | 10.40 |
| е | 2.40 | | 2.70 |
| e1 | 4.95 | | 5.15 |
| F | 1.23 | | 1.32 |
| H1 | 6.20 | | 6.60 |
| J1 | 2.40 | | 2.72 |
| L | 13.00 | | 14.00 |
| L1 | 3.50 | | 3.93 |
| L20 | | 16.40 | |
| L30 | | 28.90 | |
| øΡ | 3.75 | | 3.85 |
| Q | 2.65 | | 2.95 |

STP18N60DM2 Revision history

5 Revision history

Table 10: Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 01-Apr-2015 | 1 | First release. |
| 21-May-2015 | 2 | Text edits throughout document In Section 2.1 Electrical characteristics (curves): - updated Figure 4: Output characteristics - updated Figure 5: Transfer characteristics |
| 28-Jan-2016 | 3 | Updated Section 2.1: "Electrical characteristics (curves)" |
| 13-Sep-2016 | 4 | Updated title in cover page. |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

