

256 Kbit (32Kb x8, Bulk Erase) Flash Memory

- 5V ± 10% SUPPLY VOLTAGE
- 12V PROGRAMMING VOLTAGE
- FASTACCESS TIME: 90ns
- BYTE PROGRAMMING TIME: 10µs typical
- ELECTRICAL CHIP ERASE IN 1s RANGE
- LOW POWER CONSUMPTION
 - Standby Current: 5µA typical
- 10,000 ERASE/PROGRAM CYCLES
- INTEGRATED ERASE/PROGRAM STOP TIMER
- 20 YEARS DATA RETENTION
 - Defectivity below 1ppm/year
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Device Code: A8h





Figure 1. Logic Diagram

DESCRIPTION

The M28F256 Flash memory is a non-volatile memory that may be erased electrically at the chip level and programmed by byte. It is organised as 32 Kbytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The device is offered in PDIP32 and PLCC32 packages.


Table 1. Signal Names

A0-A14	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
w	Write Enable
V _{PP}	Program Supply
V _{CC}	Supply Voltage
V _{SS}	Ground




August 1998 1/20

Figure 2A. DIP Pin Connections



Warning: NC = Not Connected

Figure 2B. LCC Pin Connections



Warning: NC = Not Connected

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature (4)	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} (2, 3)	Input or Output Voltages	-0.6 to V _{CC} + 0.5	٧
V _{CC}	Supply Voltage	–0.6 to 7	٧
V _(A9, RP) (2)	A9, RP Voltage	-0.6 to 13.5	V
V PP ⁽²⁾	Program Supply Voltage, during Erase or Programming	–0.6 to 14	٧

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

- 2. Minimum Voltage may undershoot to -2V during transition and for less than 20ns. 3. Maximum Voltage may overshoot to 7V during transition and for less than 20ns.

4. Depends on range.

DEVICE OPERATION

The M28F256 Flash memory employs a technology similar to a 256K EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the VPP, program voltage, input. When VPP is less than or equal to 6.5V, the command register is disabled and M28F256 functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When V_{PP} is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations.

Table 3. Operations (1)

	V PP	Operation	Ē	G	w	A 9	DQ0 - DQ7
Read Only	V _{PPL}	Read	V _{IL}	V _{IL}	V _{IH}	A 9	Data Output
		Output Disable	V_{IL}	V _{IH}	V _{IH}	Х	Hi-Z
		Standby	V _{IH}	Х	Х	Х	Hi-Z
		Electronic Signature	VIL	VIL	V _{IH}	V _{ID}	Codes
Read/Write (2)	V _{PPH}	Read	V_{IL}	V_{IL}	V _{IH}	A 9	Data Output
		Write	V _{IL}	V _{IH}	V _{IL} Pulse	A 9	Data Input
		Output Disable	V _{IL}	V _{IH}	V _{IH}	Х	Hi-Z
		Standby	V _{IH}	Х	Х	Х	Hi-Z

Notes: 1. $X = V_{IL}$ or V_{IH}

2. Refer also to the Command Table

Table 4. Electronic Signature

Identifier	Α0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	V _{IL}	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	1	0	1	0	1	0	0	0	0A8h

READ ONLY MODES, $V_{PP} \le 6.5V$

For all Read Only Modes, except Standby Mode, the Write Enable input W should be High. In the Standby Mode this input is 'don't care'.

Read Mode. The M28F256 has two enable inputs, \overline{E} and \overline{G} , both of which must be Low in order to output data from the memory. The Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data on to the output, independant of the device selection.

Standby Mode. In the Standby Mode the maximum supply current is reduced to $100\mu A$. The device is placed in the Standby Mode by applying a High to the Chip Enable (\overline{E}) input. When in the Standby Mode the outputs are in a high impedance state, independant of the Output Enable (\overline{G}) input.

Output Disable Mode. When the Output Enable (\overline{G}) is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and

programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with E and G Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes. The electronic signature may also be accessed in Read/Write modes.

READ/WRITE MODES, $11.4V \le V_{PP} \le 12.6V$

When VPP is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.

Table 5. Commands (1)

Command	Cycles		1st Cycle			2nd Cycle		
Communic	Oyolos	Operation	A0-A14	DQ0-DQ7	Operation	A0-A14	DQ0-DQ7	
Read	1	Write	Х	00h				
Electronic	2	Write X 90h		2 Write		Read	0000h	20h
Signature	_	VVIIC	^	, 55		0001h	0A8h	
Setup Erase/	2	Write	Х	20h				
Erase	_				Write	Х	20h	
Erase Verify	2	Write	A0-A14	0A0h	Read	Х	Data Output	
Setup Program/	2	Write	Х	40h				
Program	_				Write	A0-A14	Data Input	
Program Verify	2	Write	Х	0C0h	Read	Х	Data Output	
Reset	2	Write	X	0FFh	Write	Х	0FFh	

Note: 1. $X = V_{IL}$ or V_{IH}

READ/WRITE MODES (cont'd)

Awrite to the command register is made by bringing W Low while E is Low. The falling edge of W latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

The supply voltage V_{CC} and the program voltage V_{PP} can be applied in any order. When the device is powered up or when V_{PP} is $\leq 6.5V$ the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may choose to provide a constant high V_{PP} and use the register commands for all operations, or to switch the V_{PP} from low to high only when needing to erase or program the memory. All command register access is inhibited when V_{CC} falls below the Erase/Write Lockout Voltage (V_{LKO}) at 2.5V.

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

Read Mode. The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.

Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 0000h or 0001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).

Table 6. AC Measurement Conditions

Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0.45V to 2.4V
Input and Output Timing Ref. Voltages	0.8V to 2V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms




Figure 4. AC Testing Load Circuit




Table 7. Capacitance (1) $(T_A = 25 \, {}^{\circ}\text{C}, f = 1 \, \text{MHz})$

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

Note: 1. Sampled only, not 100% tested

Erase and Erase Verify Modes. The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh.

The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of \overline{W} during this second cycle. Erase is followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying the address of the byte to be verified. The rising edge of \overline{W} during the set-up of the first Erase Verify

Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied; reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid command to the command register (for example Program or Reset).

Table 8. DC Characteristics (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I _{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
Icc	Supply Current (Read)	$\overline{E} = V_{IL}, f = 6MHz$		30	mA
I _{CC1}	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$		1	mA
icci	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		100	μΑ
I _{CC2} ⁽¹⁾	Supply Current (Programming)	During Programming		10	mA
I _{CC3} ⁽¹⁾	Supply Current (Program Verify)	During Verify		10	mA
I _{CC4} ⁽¹⁾	Supply Current (Erase)	During Erasure		10	mA
I _{CC5} ⁽¹⁾	Supply Current (Erase Verify)	During Erase Verify		10	mA
I_{LPP}	Program Leakage Current	$V_{\text{PP}} \leq V_{\text{CC}}$		±10	μΑ
I _{PP}	Program Current (Read or	$V_{PP} > V_{CC}$		200	μΑ
I IPP	Standby)	V _{PP} ≤ V _{CC}		±10	μΑ
I _{PP1} ⁽¹⁾	Program Current (Programming)	$V_{PP} = V_{PPH}$, During Programming		10	mA
I _{PP2} ⁽¹⁾	Program Current (Program Verify)	$V_{PP} = V_{PPH}$, During Verify		10	mA
I _{PP3} ⁽¹⁾	Program Current (Erase)	$V_{PP} = V_{PPH}$, During Erase		5	mA
I _{PP4} ⁽¹⁾	Program Current (Erase Verify)	$V_{PP} = V_{PPH}$, During Erase Verify		5	mA
V_{IL}	Input Low Voltage		-0.5	0.8	٧
V _{IH}	Input High Voltage TTL		2	V _{CC} + 0.5	٧
• 111	Input High Voltage CMOS		0.7 V _{CC}	V _{CC} + 0.5	٧
V _{OL}	Output Low Voltage	I _{OL} = 5.8mA (grade 1)		0.45	٧
VOL.	Output 2011 Voltago	l _{OL} = 2.1mA (grade 6)		0.45	٧
		$I_{OH} = -100 \mu A$	4.1		٧
V _{OH}	Output High Voltage CMOS	$I_{OH} = -1 \text{mA}$	V _{CC} -0.8		٧
		l _{OH} = -2.5mA (grade 1)	V _{CC} -0.8		٧
	Output High Voltage TTL	I _{OH} = -2.5mA	2.4		٧
V _{PPL}	Program Voltage (Read Operations)		0	6.5	٧
V _{PPH}	Program Voltage (Read/Write Operations)		11.4	12.6	٧
V _{ID}	A9 Voltage (Electronic Signature)		11.5	13	٧
I _{ID} ⁽¹⁾	A9 Current (Electronic Signature)	A9 = V _{ID}		200	μА
V _{LKO}	Supply Voltage, Erase/Program Lock-out		2.5		٧

Note: 1. Not 100% Tested. Characterisation Data available.

Table 9A. Read Only Mode AC Characteristics (T_A = 0 to 70 °C, -40 to 85 °C, -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%; 0V \leq V_{PP} \leq 6.5V)

						M28	F256			
Symbol	Alt	Parameter	Test Condition	.9	90	-10		-12		Unit
Jymbor	AIL		rest Condition	Standard Interface		Standard Interface		Standard Interface		Oille
				Min	Max	Min	Max	Min	Max	
tavav	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	90		100		120		ns
tavqv	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		90		100		120	ns
t _{ELQX}	t _{LZ}	Chip Enable Low to Output Transition	G = V _{IL}	0		0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	G = V _{IL}		90		100		120	ns
tgLQX	tolz	Output Enable Low to Output Transition	E = V _{IL}	0		0		0		ns
t _{GLQV}	toe	Output Enable Low to Output Valid	E = V _{IL}		35		40		50	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z	G = V _{IL}	0	20	0	30	0	40	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	20	0	30	0	30	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		ns

Note: 1. Sampled only, not 100% tested

Table 9B. Read Only Mode AC Characteristics ((T_A = 0 to 70 °C, -40 to 85 °C, -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%; 0V \leq V_{PP} \leq 6.5V)

					M28	F256		
Symbol	Alt	Parameter	Test Condition	-1	15	-20		Unit
Symbol	Ait	rarameter	rest Condition	Standard Interface		Standard Interface		UIIIL
				Min	Max	Min	Max	
tavav	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	150		200		ns
t _{AVQV}	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		150		200	ns
t _{ELQX}	t _{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t _{ELQV}	tce	Chip Enable Low to Output Valid	G = V _{IL}		150		200	ns
t _{GLQX}	toLZ	Output Enable Low to Output Transition	E = V _{IL}	0		0		ns
t _{GLQV}	toe	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		55		60	ns
t _{EHQZ} (1)		Chip Enable High to Output Hi-Z	G = V _{IL}	0	55	0	60	ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	35	0	40	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns

Note: 1. Sampled only, not 100% tested

Figure 5. Read Mode AC Waveforms





Figure 6. Read Command Waveforms






Figure 7. Electronic Signature Command Waveforms

Program and Program Verify Modes. The ProgramMode is set-up by writing 40h to the command register. This is followed by a second write cycle which latches the address and data of the byte to be programmed. The rising edge of \overline{W} during this second cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of W during the set-up of the Program Verify Mode stops the

Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing 0FFh two times to the command register. The command should be followed by writing a valid command to the the command register (for example Read).

<u> 577</u>

Table 10A. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%; V_{PP} = 12V)

					M28	F256			
O	A 14	B		90	-1	0		12	11!
Symbol	Alt	Parameter		dard face		dard face		dard rface	Unit
			Min	Max	Min	Max	Min	Max	
t _{VPHEL}		V _{PP} High to Chip Enable Low	100		100		100		ns
t _{VPHWL}		V _{PP} High to Write Enable Low	100		100		100		ns
t _{WHWH3}	twc	Write Cycle Time	90		100		120		ns
t_{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	45		50		60		ns
t_{ELAX}		Chip Enable Low to Address Transition	50		60		80		ns
$t_{\sf ELWL}$	t _{CS}	Chip Enable Low to Write Enable Low	15		15		20		ns
t _{WLEL}		Write Enable Low to Chip Enable Low	0		0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		0		μs
tGHEL		Output Enable High to Chip Enable Low	0		0		0		μs
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	45		50		50		ns
toveh		Input Valid to Chip Enable High	35		40		50		ns
twLwH	tw₽	Write Enable Low to Write Enable High (Write Pulse)	45		50		60		ns
t _{ELEH}		Chip Enable Low to Chip Enable High (Write Pulse)	45		45		70		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	10		10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		10		ns
t _{WHWH1}		Duration of Program Operation	9.5		9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		9.5		μs
t _{WHWH2}		Duration of Erase Operation	9.5		9.5		9.5		ms
t _{WHEH}	tcH	Write Enable High to Chip Enable High	0		0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		0		ns
t_{WHWL}	twph	Write Enable High to Write Enable Low	20		20		20		ns
t _{EHEL}		Chip Enable High to Chip Enable Low	20		20		20		ns
twhgL		Write Enable High to Output Enable Low	6		6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		6		μs
t _{AVQV}	tacc	Addess Valid to data Output		90		100		120	ns
t _{ELQX} (1)	t_{LZ}	Chip Enable Low to Output Transition	0		0		0		ns
t _{ELQV}	tce	Chip Enable Low to Output Valid		90		100		120	ns
t _{GLQX} (1)	t _{OLZ}	Output Enable Low to Output Transition	0		0		0		ns
tglqv	toE	Output Enable Low to Output Valid		35		45		50	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z		20		30		50	ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z		20		30		30	ns
taxqx	toH	Address Transition to Output Transition	0		0		0		ns

Notes: 1. Sampled only, not 100% tested

2. A Write is enabled by a valid combination of Chip Enable (E) and Write Enable (W). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform.

Table 10B. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%; V_{PP} = 12V)

				M28	F256		
Council al	A 14	Davamatav	-1	15	-2	20	11
Symbol	Alt	Parameter		dard rface			Unit
			Min	Max	Min	Max	
t _{VPHEL}		V _{PP} High to Chip Enable Low	100		100		ns
t _{VPHWL}		V _{PP} High to Write Enable Low	100		100		ns
t _{WHWH3}	t _{WC}	Write Cycle Time	150		200		ns
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	60		60		ns
t _{ELAX}		Chip Enable Low to Address Transition	80		80		ns
t _{ELWL}	tcs	Chip Enable Low to Write Enable Low	20		20		ns
t _{WLEL}		Write Enable Low to Chip Enable Low	0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		μs
t _{GHEL}		Output Enable High to Chip Enable Low	0		0		μs
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	50		50		ns
t _{DVEH}		Input Valid to Chip Enable High	50		50		ns
t _{WLWH}	tw₽	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns
teleh		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		ns
t _{whdx}	t _{DH}	Write Enable High to Input Transition	10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		ns
t _{WHWH1}		Duration of Program Operation	9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		μs
t _{WHWH2}		Duration of Erase Operation	9.5		9.5		ms
twheh	tcH	Write Enable High to Chip Enable High	0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		ns
t _{WHWL}	twph	Write Enable High to Write Enable Low	20		20		ns
t _{EHEL}		Chip Enable High to Chip Enable Low	20		20		ns
twHGL		Write Enable High to Output Enable Low	6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		μs
t _{AVQV}	t _{ACC}	Addess Valid to data Output		150		200	ns
t _{ELQX} (1)	t_{LZ}	Chip Enable Low to Output Transition	0		0		ns
t _{ELQV}	tce	Chip Enable Low to Output Valid		150		200	ns
t _{GLQX} (1)	t _{OLZ}	Output Enable Low to Output Transition	0		0		ns
t _{GLQV}	toE	Output Enable Low to Output Valid		55		60	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z		55		60	ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z		35		40	ns
t _{AXQX}	toH	Address Transition to Output Transition	0		0		ns

Notes: 1. Sampled only, not 100% tested

2. A Write is enabled by a valid combination of Chip Enable (E) and Write Enable (W). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform.




Figure 8. Erase Set-up and Erase Verify Commands Waveforms, W Controlled




Figure 9. Erase Set-up and Erase Verify Commands Waveforms, E Controlled




Figure 10. Program Set-up and Program Verify Commands Waveforms, W Controlled





Figure 11. Program Set-up and Program Verify Commands Waveforms, E Controlled


Figure 12. Erasing Flowchart



PRESTOF ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programs all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the address of the last byte checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.


Figure 13. Programming Flowchart



PRESTOF PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0C0h to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.


ORDERING INFORMATION SCHEME



For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

PDIP32 - 32 pin Plastic DIP, 600 mils width


Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α		_	5.08		-	0.200
A1		0.38	_		0.015	_
A2		3.56	4.06		0.140	0.160
В		0.38	0.51		0.015	0.020
B1	1.52	_	_	0.060	_	_
С		0.20	0.30		0.008	0.012
D		41.78	42.04		1.645	1.655
D2	38.10	_	_	1.500	_	_
E	15.24	_	_	0.600	-	_
E1		13.59	13.84		0.535	0.545
e1	2.54	_	_	0.100	_	_
eA	15.24	_	_	0.600	_	_
eВ		15.24	17.78		0.600	0.700
L		3.18	3.43		0.125	0.135
S		1.78	2.03		0.070	0.080
α		0°	10°		0°	10°
N	32			32		



Drawing is not to scale

PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
А		2.54	3.56		0.100	0.140	
A1		1.52	2.41		0.060	0.095	
A2		_	0.38		ı	0.015	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		12.32	12.57		0.485	0.495	
D1		11.35	11.56		0.447	0.455	
D2		9.91	10.92		0.390	0.430	
E		14.86	15.11		0.585	0.595	
E1		13.89	14.10		0.547	0.555	
E2		12.45	13.46		0.490	0.530	
е	1.27	_	_	0.050	1	1	
F		0.00	0.25		0.000	0.010	
R	0.89	_	_	0.035	-	1	
N	32			32			
Nd	7			7			
Ne	9			9			
СР			0.10			0.004	



Drawing is not to scale