SPRS035B - MARCH 1996 - REVISED JANUARY 1999

- High-Performance Floating-Point Digital Signal Processor (DSP):
 - TMS320C31-80 (5 V) 25-ns Instruction Cycle Time 440 MOPS, 80 MFLOPS, 40 MIPS
 - TMS320C31-60 (5 V) 33-ns Instruction Cycle Time 330 MOPS, 60 MFLOPS, 30 MIPS
 - TMS320C31-50 (5 V) 40-ns Instruction Cycle Time 275 MOPS, 50 MFLOPS, 25 MIPS
 - TMS320C31-40 (5 V) 50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS
 - TMS320LC31-40 (3.3 V) 50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS
 - TMS320LC31-33 (3.3 V) 60-ns Instruction Cycle Time 183.7 MOPS, 33.3 MFLOPS, 16.7 MIPS
- 32-Bit High-Performance CPU
- 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations
- 32-Bit Instruction Word, 24-Bit Addresses
- Two 1K × 32-Bit Single-Cycle Dual-Access On-Chip RAM Blocks
- Boot-Program Loader

- On-Chip Memory-Mapped Peripherals:
 One Seriel Peripheral
 - One Serial Port
 - Two 32-Bit Timers
 - One-Channel Direct Memory Access (DMA) Coprocessor for Concurrent I/O and CPU Operation
- Fabricated Using 0.6 μm Enhanced Performance Implanted CMOS (EPIC[™]) Technology by Texas Instruments (TI[™])
- 132-Pin Plastic Quad Flat Package (PQ Suffix)
- Eight Extended-Precision Registers
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Two Low-Power Modes
- Two- and Three-Operand Instructions
- Parallel Arithmetic/Logic Unit (ALU) and Multiplier Execution in a Single Cycle
- Block-Repeat Capability
- Zero-Overhead Loops With Single-Cycle Branches
- Conditional Calls and Returns
- Interlocked Instructions for Multiprocessing Support
- Bus-Control Registers Configure Strobe-Control Wait-State Generation

description

The TMS320C31 and TMS320LC31 DSPs are 32-bit, floating-point processors manufactured in 0.6 μ m triple-level-metal CMOS technology. The TMS320C31 and TMS320LC31 are part of the TMS320C3x generation of DSPs from Texas Instruments.

The TMS320C3x's internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 80 million floating-point operations per second (MFLOPS). The TMS320C3x optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The TMS320C3x can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are results of these features.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and TI are trademarks of Texas Instruments Incorporated. All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

1

SPRS035B - MARCH 1996 - REVISED JANUARY 1999


description (continued)

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure. The TMS320C3x supports a wide variety of system applications from host processor to dedicated coprocessor.

High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

TMS320C31 and TMS320LC31 pinout (top view)

The TMS320C31 and TMS320LC31 devices are packaged in 132-pin plastic quad flatpacks (PQ Suffix).





SPRS035B - MARCH 1996 - REVISED JANUARY 1999

TERMI	NAL	TERM	INAL	TERMI	NAL	TERM	NAL	TERM	NAL
NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.
A0	29	D4	76	EMU0	124	V _{DD}	40	V _{SS}	84
A1	28	D5	75	EMU1	125	V _{DD}	49	V _{SS}	85
A2	27	D6	73	EMU2	126	V _{DD}	59	V _{SS}	86
A3	26	D7	72	EMU3	123	V _{DD}	65	V _{SS}	101
A4	25	D8	68	FSR0	110	V _{DD}	66	V _{SS}	102
A5	23	D9	67	FSX0	114	V _{DD}	74	V _{SS}	109
A6	22	D10	64	H1	81	V _{DD}	83	V _{SS}	113
A7	21	D11	63	НЗ	82	V _{DD}	91	V _{SS}	117
A8	20	D12	62	HOLD	90	V _{DD}	97	V _{SS}	119
A9	18	D13	60	HOLDA	89	V _{DD}	104	V _{SS}	128
A10	16	D14	58	IACK	99	V _{DD}	105	X1	88
A11	14	D15	56	INTO	100	V _{DD}	115	X2/CLKIN	87
A12	13	D16	55	INT1	103	V _{DD}	121	XF0	96
A13	12	D17	54	INT2	106	V _{DD}	131	XF1	98
A14	11	D18	53	INT3	107	V _{DD}	132		
A15	10	D19	52	MCBL/MP	127	V _{SS}	3		
A16	9	D20	50	RDY	92	V _{SS}	4		
A17	8	D21	48	RESET	95	V _{SS}	17		
A18	7	D22	47	R/W	94	V _{SS}	19		
A19	5	D23	46	SHZ	118	V _{SS}	30		
A20	2	D24	45	STRB	93	V _{SS}	35		
A21	1	D25	44	TCLK0	120	V _{SS}	36		
A22	130	D26	43	TCLK1	122	V _{SS}	37		
A23	129	D27	41			V _{SS}	42		
CLKR0	111	D28	39			V _{SS}	51		
CLKX0	112	D29	38	V _{DD}	6	V _{SS}	57		
D0	80	D30	34	V _{DD}	15	V _{SS}	61		
D1	79	D31	31	V _{DD}	24	V _{SS}	69		
D2	78	DR0	108	V _{DD}	32	V _{SS}	70		
D3	77	DX0	116	V _{DD}	33	V _{SS}	71		

TMS320C31 and TMS320LC31 Terminal Assignments (Alphabetical)[†]

 † V_{DD} and V_{SS} pins are on a common plane internal to the device.



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

TMS320C31 and TMS320LC31 Terminal Assignments (Numerical)[†]

TER	MINAL	TEF	RMINAL	TE	RMINAL	TEF	TERMINAL NO. NAME		RMINAL
NO.	NAME	NO.	NAME	NO.	NAME			NO.	NAME
1	A21	31	D31	61	V _{SS}	91	V _{DD}	121	V _{DD}
2	A20	32	V _{DD}	62	D12	92	RDY	122	TCLK1
3	V _{SS}	33	V _{DD}	63	D11	93	STRB	123	EMU3
4	V _{SS}	34	D30	64	D10	94	R/W	124	EMU0
5	A19	35	V _{SS}	65	V _{DD}	95	RESET	125	EMU1
6	V _{DD}	36	V _{SS}	66	V _{DD}	96	XF0	126	EMU2
7	A18	37	V _{SS}	67	D9	97	V _{DD}	127	MCBL/MP
8	A17	38	D29	68	D8	98	XF1	128	V _{SS}
9	A16	39	D28	69	V _{SS}	99	IACK	129	A23
10	A15	40	V _{DD}	70	V _{SS}	100	INTO	130	A22
11	A14	41	D27	71	V _{SS}	101	V _{SS}	131	V _{DD}
12	A13	42	V _{SS}	72	D7	102	V _{SS}	132	V _{DD}
13	A12	43	D26	73	D6	103	INT1		
14	A11	44	D25	74	V _{DD}	104	V _{DD}		
15	V _{DD}	45	D24	75	D5	105	V _{DD}		
16	A10	46	D23	76	D4	106	INT2		
17	V _{SS}	47	D22	77	D3	107	INT3		
18	A9	48	D21	78	D2	108	DR0		
19	V _{SS}	49	V _{DD}	79	D1	109	V _{SS}		
20	A8	50	D20	80	D0	110	FSR0		
21	A7	51	V _{SS}	81	H1	111	CLKR0		
22	A6	52	D19	82	H3	112	CLKX0		
23	A5	53	D18	83	V _{DD}	113	V _{SS}		
24	V _{DD}	54	D17	84	V _{SS}	114	FSX0		
25	A4	55	D16	85	V _{SS}	115	V _{DD}		
26	A3	56	D15	86	V _{SS}	116	DX0		
27	A2	57	V _{SS}	87	X2/CLKIN	117	V _{SS}		
28	A1	58	D14	88	X1	118	SHZ		
29	A0	59	V _{DD}	89	HOLDA	119	V _{SS}		
30	V _{SS}	60	D13	90	HOLD	120	TCLK0		

 † V_{DD} and V_{SS} pins are on a common plane internal to the device.



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

TMS320C31 and TMS320LC31 Terminal Functions

TERMIN	IAL	TYPE	DESCRIPTION	co	NDITIO WHEN	
NAME	QTY			SIGN/	AL IS Z	
			PRIMARY-BUS INTERFACE			
D31-D0	32	I/O/Z	32-bit data port	S	Н	R
A23-A0	24	O/Z	24-bit address port	S	Н	R
R/W	1	O/Z	Read/write. R/\overline{W} is high when a read is performed and low when a write is performed over the parallel interface.	S	Н	R
STRB	1	O/Z	External-access strobe	S	Н	
RDY	1	I	Ready. RDY indicates that the external device is prepared for a transaction completion.			
HOLD	1	I	Hold. When HOLD is a logic low, any ongoing transaction is completed. A23-A0, D31-D0, STRB, and R/W are placed in the high-impedance state and all transactions over the primary-bus interface are held until HOLD becomes a logic high or until the NOHOLD bit of the primary-bus-control register is set.			
HOLDA	1	O/Z	Hold acknowledge. HOLDA is generated in response to a logic low on HOLD. HOLDA indicates that A23-A0, D31-D0, STRB, and R/W are in the high-impedance state and that all transactions over the bus are held. HOLDA is high in response to a logic high of HOLD or the NOHOLD bit of the primary-bus-control register is set.	S		
			CONTROL SIGNALS			
RESET	1	I	Reset. When RESET is a logic low, the device is in the reset condition. When RESET becomes a logic high, execution begins from the location specified by the reset vector.			
INT3-INTO	4	I	External interrupts			
IACK	1	O/Z	Interrupt acknowledge. IACK is generated by the IACK instruction. IACK can be used to indicate the beginning or the end of an interrupt-service routine.	S		
MCBL/MP	1	I	Microcomputer boot-loader/microprocessor mode-select			
SHZ	1	I	Shutdown high impedance. When active, \overline{SHZ} shuts down the device and places all pins in the high-impedance state. \overline{SHZ} is used for board-level testing to ensure that no dual-drive conditions occur. CAUTION: A low on \overline{SHZ} corrupts the device memory and register contents. Reset the device with \overline{SHZ} high to restore it to a known operating condition.			
XF1, XF0	2	I/O/Z	External flags. XF1 and XF0 are used as general-purpose I/Os or to support interlocked processor instruction.	S		R
			SERIAL PORT 0 SIGNALS			
CLKR0	1	I/O/Z	Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.	S		R
CLKX0	1	I/O/Z	Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.	S		R
DR0	1	I/O/Z	Data-receive. Serial port 0 receives serial data on DR0.	S		R
DX0	1	I/O/Z	Data-transmit output. Serial port 0 transmits serial data on DX0.	S		R
FSR0	1	I/O/Z	Frame-synchronization pulse for receive. The FSR0 pulse initiates the data-receive process using DR0.	S		R
FSX0	1	I/O/Z	Frame-synchronization pulse for transmit. The FSX0 pulse initiates the data-transmit process using DX0.	S		R
			TIMER SIGNALS			
TCLK0	1	I/O/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.	S		R
TCLK1	1	I/O/Z	Timer clock 1. As an input, TCLK0 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.	S		R

[†] I = input, O = output, Z = high-impedance state [‡] S = \overline{SHZ} active, H = \overline{HOLD} active, R = \overline{RESET} active

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

TMS320C31 and TMS320LC31 Terminal Functions (Continued)

TERMINA		TYPE [†]	DESCRIPTION	CONDITIONS
NAME	QTY	ITPE'	DESCRIPTION	WHEN SIGNAL IS Z TYPE [‡]
SUPPLY AND OSCILLATOR SIGNALS				
H1	1	O/Z	External H1 clock. H1 has a period equal to twice CLKIN.	S
НЗ	1	O/Z	External H3 clock. H3 has a period equal to twice CLKIN.	S
V _{DD}	20	I	5-V supply for 'C31 devices and 3.3-V supply for 'LC31 devices. All must be connected to a common supply plane.§	
V _{SS}	25	I	Ground. All grounds must be connected to a common ground plane.	
X1	1	0	Output from the internal-crystal oscillator. If a crystal is not used, X1 should be left unconnected.	
X2/CLKIN	1	I	Internal-oscillator input from a crystal or a clock	
			RESERVED ¹	
EMU2-EMU0	3	I	Reserved for emulation. Use pullup resistors to V _{DD}	
EMU3	S			

[†] I = input, O = output, Z = high-impedance state

= SHZ active, H = HOLD active, R = RESET active

 $\$ Recommended decoupling capacitor value is 0.1 $\mu\text{F.}$

[¶] Follow the connections specified for the reserved pins. Use 18-kΩ-22-kΩ pullup resistors for best results. All V_{DD} supply pins must be connected to a common supply plane, and all ground pins must be connected to a common ground plane.

NOTES: 1. A test mode for measuring leakage currents in the TMS320C31 is implemented. This test mode powers down the clock oscillator circuit resulting in currents below 10 μA. The test mode is entered by asserting SHZ low, which tri-states all output pins and then holds both H1 and H3 at logic high. The test mode is not intended for application use because it does not preserve the processor state.


2. Since SHZ is a synchronized input and the clock is disabled, exiting the test mode occurs only when at least one of the H1/H3 pins is pulled low. Reset cannot be used to wake up in test mode since the SHZ pin is sampled and the clocks are not running.

3. On power up, the processor can be in an indeterminate state. If the state is SHZ mode and H1 and H3 are both held logic high by pull-ups, then shutdown will occur. Normally, if H1 and H3 do not have pull-ups, the rise time lag due to capacitive loading on a tri-state pin is enough to ensure a clean start. However, a slowly rising supply and board leakages to V_{CC} may be enough to cause a bad start. Therefore, a pulldown resistor on either H1 or H3 is recommended for proper wakeup.



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

functional block diagram





SPRS035B - MARCH 1996 - REVISED JANUARY 1999

memory map




Figure 1. TMS320C31 Memory Maps



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

00h 809FC1h Reset INTO 01h INT0 809FC2h INT1 INT1 02h 809FC3h INT2 03h INT2 809FC4h INT3 04h INT3 809FC5h **XINTO** 05h **XINTO RINTO** 809FC6h 06h **RINTO** 07h 809FC7h Reserved Reserved 08h 809FC8h 09h TINTO TINTO 809FC9h 0Ah 809FCAh TINT1 TINT1 0Bh 809FCBh DINT DINT 0Ch 809FCCh Reserved Reserved 1Fh 809FDFh 809FE0h 20h TRAP 0 TRAP 0 • • • • 3Bh TRAP 27 809FFBh TRAP 27 3Ch 809FFCh Reserved Reserved 3Fh 809FFFh

(a) Microprocessor Mode

memory map (continued)

(b) Microcomputer/Boot-Loader Mode

Figure 2. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

memory map (continued)

808000h	DMA Global Control
808004h	DMA Source Address
808006h	DMA Destination Address
808008h	DMA Transfer Counter
808020h	Timer 0 Global Control
808024h	Timer 0 Counter
808028h	Timer 0 Period Register
808030h	Timer 1 Global Control
808034h	Timer 1 Counter
00003411	
808038h	Timer 1 Period Register
808040h	Serial Global Control
808042h	FSX/DX/CLKX Serial Port Control
808043h	FSR/DR/CLKR Serial Port Control
808044h	Serial R/X Timer Control
808045h	Serial R/X Timer Counter
808046h	Serial R/X Timer Period Register
808048h	Data-Transmit
80804Ch	Data-Receive
808064h	Primary-Bus Control

[†]Shading denotes reserved address locations

Figure 3. Peripheral Bus Memory-Mapped Registers[†]



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

absolute maximum ratings over specified temperature range (unless otherwise noted)[†]

	'C31	'LC31
Supply voltage range, V_{DD} (see Note 1)	0.3 V to 7 V	0.3 V to 5 V
Input voltage range, V _I	0.3 V to 7 V	0.3 V to 5 V
Output voltage range, V _O	0.3 V to 7 V	0.3 V to 5 V
Continuous power dissipation (worst cas	e) (see Note 5) 2.6 W (for TMS320C31-80)	
Operating case temperature range, T_C	PQL (commercial)0°C to 85°C	0°C to 85°C
	PQA (industrial) 40°C to 125°C	
Storage temperature range, T _{stg}	55°C to 150°C	55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 4. All voltage values are with respect to V_{SS}.

5. Actual operating power is less. This value was obtained under specially produced worst-case test conditions for the TMS320C31, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and extension buses at the maximum rate possible. See normal (I_{CC}) current specification in the electrical characteristics table and also read *Calculation of TMS320C30 Power Dissipation Application Report* (literature number SPRA020).

recommended operating conditions (see Note 6)

			'C31			'LC31		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage (DV _{DD} , etc.)	4.75	5	5.25	3.13	3.3	3.47	V
V_{SS}	Supply voltage (CV _{SS} , etc.)		0			0		V
VIH	High-level input voltage	2		V _{DD} + 0.3 [‡]	1.8		V _{DD} + 0.3 [‡]	V
V_{IL}	Low-level input voltage	- 0.3 [‡]		0.8	- 0.3 [‡]		0.6	V
I _{OH}	High-level output current			- 300			- 300	μΑ
I _{OL}	Low-level output current			2			2	mA
T _C	Operating case temperature (commercial)	0		85	0		85	°C
	Operating case temperature (industrial)	- 40		125				°C
V_{TH}	High-level input voltage for CLKIN	2.6		V _{DD} + 0.3 [‡]	2.5		V _{DD} + 0.3 [‡]	V

[‡] These values are derived from characterization and not tested.

NOTE 6: All voltage values are with respect to V_{SS}. All input and output voltage levels are TTL-compatible. CLKIN can be driven by a CMOS clock.



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

							'C31			'LC31		
	PARAMETER		IE:	ST CONDITION	15	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
V _{OH}	High-level outpu	t voltage	$V_{DD} = MIN,$	I _{OH} = MAX		2.4	3		2			V
V _{OL}	Low-level output	voltage	$V_{DD} = MIN,$	I _{OH} = MAX			0.3	0.6			0.4	V
Iz	High-impedance	current	$V_{DD} = MAX$			- 20		+ 20	- 20		+ 20	μA
l _l	Input current		$V_{I} = V_{SS}$ to V_{I}	DD		- 10		+ 10	- 10		+ 10	μΑ
I _{IP}	Input current (wi pullup)	th internal	Inputs with int	ternal pullups [§]		- 600		20	- 600		10	μA
				f _x = 33 MHz	'LC31-33		150	325		120	250	
				f _x = 33 MHz	'C31-33 (ext. temp)		150	325				
lcc	Supply current ^{¶#}	ł	$T_A = 25^{\circ}C,$ $V_{DD} = MAX$	f _x = 40 MHz	'C31-40		160	390		150	300	mA
	,		$v_{DD} = MAX$	f _x = 50 MHz	'C31-50		200	425				
				f _x = 60 MHz	'C31-60		225	475				
				f _x = 80 MHz	'C31-80		275	550				
I _{DD}	Supply current		Standby,	IDLE2 Cloc	ks shut off		50			20		μA
~	Input	All inputs	except CLKIN					15			15	
Ci	capacitance	CLKIN						25			25	pF
Co	Output capacitar	nce						20			20	pF

electrical characteristics over recommended ranges of supply voltage (unless otherwise noted) (see Note 3)[†]

[†] All input and output voltage levels are TTL compatible.

[‡] For 'C31, all typical values are at V_{DD} = 5 V, T_A (air temperature) = 25°C. For 'LC31, all typical values are at V_{DD} = 3.3 V, T_A (air temperature) = 25°C.

§ Pins with internal pullup devices: INT3-INT0, MCBL/MP.

[¶] Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern at the maximum rate possible. See *Calculation of TMS320C30 Power Dissipation Application Report* (literature number SPRA020).

[#] f_x is the input clock frequency.

I Specified by design but not tested

NOTE 6: All voltage values are with respect to V_{SS}. All input and output voltage levels are TTL-compatible. CLKIN can be driven by a CMOS clock.



SPRS035B - MARCH 1996 - REVISED JANUARY 1999




Figure 4. TMS320C31 Test Load Circuit

signal transition levels for 'C31 (see Figure 5 and Figure 6)

TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Output transition times are specified as follows:

- For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V.
- For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V.




Figure 5. TTL-Level Outputs

Transition times for TTL-compatible inputs are specified as follows:

- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2 V and the level at which the input is said to be low is 0.8 V.
- For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is
 0.8 V and the level at which the input is said to be high is 2 V.





Figure 6. TTL-Level Inputs



SPRS035B - MARCH 1996 - REVISED JANUARY 1999



PARAMETER MEASUREMENT INFORMATION

Figure 7. TMS320LC31 Test Load Circuit

signal transition levels for 'LC31 (see Figure 8 and Figure 9)

Outputs are driven to a minimum logic-high level of 2 V and to a maximum logic-low level of 0.4 V. Output transition times are specified as follows:

- For a high-to-low transition on an output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V.
- For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V.




Figure 8. 'LC31 Output Levels

Transition times for inputs are specified as follows:

- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 1.8 V and the level at which the input is said to be low is 0.6 V.
- For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.6 V and the level at which the input is said to be high is 1.8 V.




Figure 9. 'LC31 Input Levels



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

PARAMETER MEASUREMENT INFORMATION

timing parameter symbology

Timing parameter symbols used herein were created in accordance with JEDEC Standard 100-A. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows, unless otherwise noted:

А	A23-A0	н	H1 and H3
ASYNCH	Asynchronous reset signals	HOLD	HOLD
С	CLKX0	HOLDA	HOLDA
CI	CLKIN	IACK	IACK
CLKR	CLKR0	INT	INT3-INTO
CONTROL	Control signals	RDY	RDY
D	D31-D0	RW	R/W
DR	DR	RESET	RESET
DX	DX	S	STRB
FS	FSX/R	SCK	CLKX/R
FSX	FSX0	SHZ	SHZ
FSR	FSR0	TCLK	TCLK0, TCLK1, or TCLKx
GPI	General-purpose input	XF	XF0, XF1, or XFx
GPIO	General-purpose input/output; peripheral pin	XFIO	XFx switching from input to output
GPO	General-purpose output		



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

timing

Timing specifications apply to the TMS320C31 and TMS320LC31.

X2/CLKIN, H1, and H3 timing

The following table defines the timing parameters for the X2/CLKIN, H1, and H3 interface signals. The numbers shown in Figure 10 and Figure 11 correspond with those in the NO. column of the table below.

timing parameters for X2/CLKIN, H1, H3 (see Figure 10 and Figure 11)

r					1								
NO.			'LC3	81	'C31 'LC3 [.]		'C31	-50	'C31	-60	'C31	-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t _{f(CI)}	Fall time, CLKIN		5†		5^{\dagger}		5†		4†		4†	ns
2	t _{w(CIL)}	Pulse duration, CLKIN low $t_{c(Cl)}$ = min	10		9		7		6		5		ns
3	t _{w(CIH)}	Pulse duration, CLKIN high t _{c(Cl)} = min	10		9		7		6		5		ns
4	t _{r(CI)}	Rise time, CLKIN		5†		5†		5†		4†		4†	ns
5	t _{c(CI)}	Cycle time, CLKIN	30	303	25	303	20	303	16.67	303	12.5	303	ns
6	t _{f(H)}	Fall time, H1 and H3		3		3		3		3		3	ns
7	t _{w(HL)}	Pulse duration, H1 and H3 low	P-6 [‡]		P-5 [‡]		P-5 [‡]		P-4 [‡]		P-3 [‡]		ns
8	t _{w(HH)}	Pulse duration, H1 and H3 high	P-7 [‡]		P-6 [‡]		P-6 [‡]		P-5 [‡]		P-4 [‡]		ns
9	t _{r(H)}	Rise time, H1 and H3		4		3		3		3		3	ns
10	t _{d(HL-HH)}	Delay time. from H1 low to H3 high or from H3 low to H1 high	0	5	0	4	0	4	0	4	0	3	ns
11	t _{c(H)}	Cycle time, H1 and H3	60	606	50	606	40	606	33.3	606	25	606	ns

[†] Specified by design but not tested

 $P = t_{c(CI)}$





Figure 10. Timing for X2/CLKIN



SPRS035B - MARCH 1996 - REVISED JANUARY 1999






Figure 11. Timing for H1 and H3



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

t,	nose in the NO.	those in the NO. column of the table below.			D			
timinç	g parameters	timing parameters for memory (<u>STRB</u> = 0) read/write (see Figure 12 and Figure 13) [†]	e Figure 12 a	nd Figure 1	3)†			
N			'LC31-33	'C31-40 'LC31-40	'C31-50	'C31-60	'C31-80	UNIT
			MIN MAX	MIN MAX	MIN MAX	MIN MAX	MIN MAX	
12	td(H1L-SL)	Delay time, H1 low to STRB low	0 [‡] 10	0 [‡] 6	0 [‡] 5	0 [‡] 5	0 [‡] 5	su
13	td(H1L-SH)	Delay time, H1 low to <u>STRB</u> high	0 [‡] 10	0 [‡] 6	0 [‡] 5	5 ±0	0 [‡] 5	su
14	t _{d(H1H-RWL)} R	Delay time, H1 high to R/W low (read)	0 [‡] 10	0 [‡] 9	0 [‡] 7	9 _‡ 0	0 [‡] 4	su
15	td(H1L-A)	Delay time, H1 low to A valid	0 [‡] 14	0 [‡] 11	0 [‡] 9	8 _‡ 0	0 [‡] 7	su
16	t _{su(D-H1L)} R	Setup time, D before H1 low (read)	16	14	10	б	ω	su
17	th(H1L-D)R	Hold time, D after H1 low (read)	0	0	0	0	0	su
18	t _{su(RDY-H1H)}	Setup time, <u>RDY</u> before H1 high	8	8	9	5	4	su
19	th(H1H-RDY)	Hold time, RDY after H1 high	0	0	0	0	0	su
20	t _{d(} н1н-RWH)W	Delay time, H1 high to R/W high (write)	10	6	7	9	4	su
21	t _v (H1L-D)W	Valid time, D after H1 low (write)	20	17	14	12	8	su
22	t ^h (н1н-D)W	Hold time, D after H1 high (write)	0	0	0	0	0	su
23	td(H1H-A)W	Delay time, H1 high to A valid on back-to-back write cycles (write)	18	15	12	10	8	SU
24	td(A-RDY)	Delay time, <u>RDY</u> from A valid	8‡	7‡	6‡	‡9	ь - 8 [§]	su
24A	T _{aa}	Address valid to data valid (read)	30	25	21	16	10	ns
† See Fi ‡ This vɛ [§] In earli	⁺ See Figure 14 for address bus timing vari [‡] This value is characterized but not tested [§] In earlier data sheets, this parameter was	⁺ See Figure 14 for address bus timing variation with load capacitance greater than typical load-circuit capacitance (C _T = 80 pF). [‡] This value is characterized but not tested [§] In earlier data sheets, this parameter was shown as an "at speed" value. It is in fact a synchronized signal and therefore relative to T _{c(H)} where P = t _{c(C1)} = t _{c(H)} /2.	typical load-circuit ct a synchronized	: capacitance (C ₁ signal and theref	· = 80 pF). ore relative to T _{c(}	(H) where $P = t_{c(C)}$:1) = t _{c(H)} /2.	


POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

memory read/write timing

The following table defines memory read/write timing parameters for STRB. The numbers shown in Figure 12 and Figure 13 correspond with

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

memory read/write timing (continued)



NOTE A: STRB remains low during back-to-back read operations.

Figure 12. Timing for Memory (STRB = 0) Read





Figure 13. Timing for Memory (STRB = 0) Write



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

memory read/write timing (continued)



NOTE A: 30 pF/ns slope

Figure 14. Address-Bus Timing Variation With Load Capacitance (see Note A)




SPRS035B - MARCH 1996 - REVISED JANUARY 1999

XF0 and XF1 timing when executing LDFI or LDII

The following tables define the timing parameters for XF0 and XF1 during execution of LDFI or LDII. The numbers shown in Figure 15 correspond with those in the NO. column of the tables below.

timing parameters for XF0 and XF1 when executing LDFI or LDII for TMS320C31 (see Figure 15)

NO.			'LC3	1-33	°C31 °LC3	-40 1-40	' C 31	1-50	'C3	1-60	'C31	I-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
25	t _{d(H3H-XF0L)}	Delay time, H3 high to XF0 low		15		13		12		11		8	ns
26	t _{su(XF1-H1L)}	Setup time, XF1 before H1 low	10		9		9		8		6		ns
27	t _{h(H1L-XF1)}	Hold time, XF1 after H1 low	0		0		0		0		0		ns







SPRS035B - MARCH 1996 - REVISED JANUARY 1999

XF0 timing when executing STFI and STII[†]

The following table defines the timing parameters for the XF0 pin during execution of STFI or STII. The number shown in Figure 16 corresponds with the number in the NO. column of the table below.

timing parameters for XF0 when executing STFI or STII (see Figure 16)

NO.			'LC3	81-33	°C31 °LC3	-40 1-40	'C3 [.]	1-50	' C 31	-60	' C 31	I-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
28	t _{d(H3H-XF0H)}	Delay time, H3 high to XF0 high		15		13		12		11		8	ns

[†] XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is also driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store will not be driven until the store can execute.




Figure 16. Timing for XF0 When Executing an STFI or STII



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

XF0 and XF1 timing when executing SIGI

The following tables define the timing parameters for the XF0 and XF1 pins during execution of SIGI. The numbers shown in Figure 17 correspond with those in the NO. column of the tables below.

timing parameters for XF0 and XF1 when executing SIGI for TMS320C31 (see Figure 17)

NO.			'LC3	1-33	'C31 'LC3		'C31	1-50	'C3	1-60	'C3	-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
29	t _{d(H3H-XF0L)}	Delay time, H3 high to XF0 low		15		13		12		11		8	ns
30	t _{d(H3H-XF0H)}	Delay time, H3 high to XF0 high		15		13		12		11		8	ns
31	t _{su(XF1-H1L)}	Setup time, XF1 before H1 low	10		9		9		8		6		ns
32	t _{h(H1L-XF1)}	Hold time, XF1 after H1 low	0		0		0		0		0		ns




Figure 17. Timing for XF0 and XF1 When Executing SIGI




SPRS035B - MARCH 1996 - REVISED JANUARY 1999

loading when XF is configured as an output

The following table defines the timing parameter for loading the XF register when the XFx pin is configured as an output. The number shown in Figure 18 corresponds with the number in the NO. column of the table below.

timing parameters for loading the XF register when configured as an output pin (see Figure 18)

NO.			'LC3	81-33	°C31 °LC3		'C31	1-50	'C3 [.]	1-60	'C31	-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
33	t _{v(H3H-XF)}	Valid time, H3 high to XFx		15		13		12		11		8	ns



NOTE A: OUTXFx represents either bit 2 or 6 of the IOF register.

Figure 18. Timing for Loading XF Register When Configured as an Output Pin



SPRS035B - MARCH 1996 - REVISED JANUARY 1999


changing XFx from an output to an input

The following table defines the timing parameters for changing the XFx pin from an output pin to an input pin. The numbers shown in Figure 19 correspond with those in the NO. column of the table below.

timing parameters of XFx changing from output to input mode for TMS320C31 (see Figure 19)

NO.			'LC3 [.]	1-33	'C31- 'LC3		'C31	-50	'C31	-60	'C31	-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
34	t _{h(H3H-XF)}	Hold time, XFx after H3 high		15 [†]		13 [†]		12†		11†		9†	ns
35	t _{su(XF-H1L)}	Setup time, XFx before H1 low	10		9		9		8		6		ns
36	t _{h(H1L-XF)}	Hold time, XFx after H1 low	0		0		0		0		0		ns

[†] This value is characterized but not tested.



NOTE A: Ī/OxFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register.

Figure 19. Timing for Change of XFx From Output to Input Mode




SPRS035B - MARCH 1996 - REVISED JANUARY 1999

changing XFx from an input to an output

The following table defines the timing parameter for changing the XFx pin from an input pin to an output pin. The number shown in Figure 20 corresponds with the number in the NO. column of the table below.

timing parameters of XFx changing from input to output mode (see Figure 20)

NO.			'LC3	81-33	°C31 °LC3	-40 1-40	'C3	1-50	'C31	1-60	' C 31	I-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
37	t _{d(H3H-XFIO)}	Delay time, H3 high to XFx switching from input to output		20		17		17		16		9	ns



NOTE A: Ī/OxFx represents either bit 1 or bit 5 of the IOF register.

Figure 20. Timing for Change of XFx From Input to Output Mode

reset timing

RESET is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 21 occurs; otherwise, an additional delay of one clock cycle is possible.

The asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.

The following table defines the timing parameters for the RESET signal. The numbers shown in Figure 21 correspond with those in the NO. column of the following table.

Resetting the device initializes the bus control register to seven software wait states and therefore results in slow external accesses until these registers are initialized.

HOLD is an asynchronous input and can be asserted during reset.



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

timin	timing parameters for RESET for the	RESET for the TMS320C31 and TMS320LC31 (see Figure 21)	31 and TM	S320LC	:31 (si	ee Figu	ure 21	<u> </u>						
NO			'LC31-33	'C31-40 'LC31-40	40 1-40	'LC31-40	40	'C31-50	20	'C31-60	90	°C31-80		UNIT
			MIN MAX	MIN	MAX	NIN	MAX	NIN	MAX	MIN	MAX	MIN MAX	1	
38	t _{su(} RESET-CIL)	Setup time, <u>RESET</u> before CLKIN low	10 P†‡	+ 10	P†‡	10	P#	10	P†‡	7	P†‡	4 P	P##	su
39	td(CLKINH-H1H)	Delay time, CLKIN high to H1 high [§]	2 12	5	12¶	5	14	5	10	5	10	2	80	su
40	tdd(CLKINH-H1L)	Delay time, CLKIN high to H1 low [§]	21 2	2	12¶	N	14	5	10	0	10	2	8	su
41	t _{su(} RESETH-H1L)	Setup time, RESET high before H1 low and after ten H1 clock cycles	10	6		6		7		9		Ð		su
42	td(CLKINH-H3L)	Delay time, CLKIN high to H3 low [§]	ב 12 [¶]	1 2	12	N	14	2	10	0	10	2	8	su
43	td(сскіин-нзн)	Delay time, CLKIN high to H3 high [§]	2 12 [¶]	1 2	12	2	14	2	10	5	10	2	8	su
44	tdis(H1H-DZ)	Disable time, H1 high to D (high impedance)	15 [#]	#	13#		13#		12#		11#		#6	su
45	tdis(H3H-AZ)	Disable time, H3 high to A (high impedance)	10#	#	9#		#6		8#		7#		6#	su
46	t _d (нзн-соитвоLн)	Delay time, H3 high to control signals high	#01	#	#6		#6		#8		۲#		6#	su
47	td(H1H-RWH)	Delay time, H1 high to R/\overline{W} high	401	#	#6		9#		8#		۲#		6#	ns
48	td(H1H-IACKH)	Delay time, H1 high to I <u>ACK</u> high	10#	#	9#		#6		8#		7#		6#	su
49	t _{dis} (RESETL-ASYNCH)	Disable time, RESET low to asynchronous reset signals disabled (high impedance)	25#	#	21#		21#		17#		14#	1	12#	su
† P = t _{c(Cl)} ‡ Specified [§] See Figu [¶] 14 ns for # This valu	$^{+}$ P = $t_{o(CI)}^{+}$ $^{+}$ Specified by design but not tested $^{+}$ See Figure 22 for temperature dependence . * 14 ns for the extended temperature 'C31-40 $^{#}$ This value is characterized but not tested	ted dependence . tutre 'C31-40 not tested												



SPRS035B - MARCH 1996 - REVISED JANUARY 1999


CLKIN 38 ₩-RESET (see Notes A and B) 39 🔸 ➡ ₩ 40 41 H1 42 🗕 HЗ Ten H1 Clock Cycles K 44 D (see Note C) 43 🚽 😽 k - 45 Α ************* (see Note C) 46 -**Control Signals** (see Note D) 47 TMS320C31 R/W (see Note E) **4**− 48 IACK 49 Asynchronous **Reset Signals** (see Note A)


timing parameters for RESET for the TMS320C31 and TMS320LC31 (continued)

NOTES: A. Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.

- B. RESET is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle is possible.
 - C. In microprocessor mode, the reset vector is fetched twice, with seven software wait states each time. In microcomputer mode, the reset vector is fetched twice, with no software wait states.
 - D. Control signals include STRB.
 - E. The R/W outputs are placed in a high-impedance state during reset and can be provided with a resistive pullup, nominally 18-22 kΩ, if undesirable spurious writes are caused when these outputs go low.









SPRS035B - MARCH 1996 - REVISED JANUARY 1999

interrupt response timing

The following table defines the timing parameters for the INT signals. The numbers shown in Figure 23 correspond with those in the NO. column of the table below.

timing parameters for INT3-INT0 response (see Figure 23)

NO.			'LC3 [.]	1-33	'C31- 'LC3		'C31	-50	'C31	-60	'C31	-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
50	t _{su(INT-H1L)}	Setup time, INT3- INT0 before H1 low	15		13		10		8		5		ns
51	t _{w(INT)}	Pulse duration, interrupt to ensure only one interrupt	Р	2P ^{†‡}	Р	2P ^{†‡}	Ρ	2P ^{†‡}	Р	2P ^{†‡}	Ρ	2P ^{†‡}	ns

[†] This value is characterized but not tested.

 $P = t_{c(H)}$

The interrupt (INT) pins are asynchronous inputs that can be asserted at any time during a clock cycle. The TMS320C3x interrupts are level-sensitive, not edge-sensitive. Interrupts are detected on the falling edge of H1. Therefore, interrupts must be set up and held to the falling edge of H1 for proper detection. The CPU and DMA respond to detected interrupts on instruction-fetch boundaries only.

For the processor to recognize only one interrupt on a given input, an interrupt pulse must be set up and held to:

- A minimum of one H1 falling edge
- No more than two H1 falling edges

The TMS320C3x can accept an interrupt from the same source every two H1 clock cycles.

If the specified timings are met, the exact sequence shown in Figure 23 occurs; otherwise, an additional delay of one clock cycle is possible.



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

timing parameters for INT3-INT0 response (continued)




Figure 23. Timing for INT3-INT0 Response



interrupt-acknowledge timing

The IACK output goes active on the first half-cycle (HI rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (HI rising) of the read phase of the IACK instruction.

The following table defines the timing parameters for the IACK signal. The numbers shown in Figure 24 correspond with those in the NO. column of the table below.

timing parameters for IACK (see Note 7 and Figure 24)

NO.			'LC3	1-33	,C3. ,FC3	1-40 1-40	'C3 [.]	1-50	'C3	1-60	'C31	-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
52	t _{d(H1H-IACKL)}	Delay time, H1 high to IACK low		10		9		7		6		5	ns
53	t _{d(H1H-IACKH)}	Delay time, H1 high to IACK high		10		9		7		6		5	ns

NOTE 7: IACK goes active on the first half-cycle (H1 rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (H1 rising) of the read phase of the IACK instruction. Because of pipeline conflicts, IACK remains low for one cycle even if the decode phase of the IACK instruction is extended.




Figure 24. Timing for IACK



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

serial-port timing parameters for TMS320C31-33 and TMS320LC31-33 (see Figure 25 and Figure 26)

				'LC3 ⁻	1-33	
NO.				MIN	MAX	UNIT
54	t _{d(H1H-SCK)}	Delay time, H1 high to internal CLKX/R			15	ns
			CLKX/R ext	t _{c(H)} x2.6		
55	t _{c(SCK)}	Cycle time, CLKX/R	CLKX/R int	t _{c(H)} x2	t _{c(H)} x2 ³²	ns
50			CLKX/R ext	t _{c(H)} +12		
56	t _{w(SCK)}	Pulse duration, CLKX/R high/low	CLKX/R int	[t _{c(SCK)} /2]-15	[t _{c(SCK)} /2]+5	ns
57	t _{r(SCK)}	Rise time, CLKX/R			8	ns
58	t _{f(SCK)}	Fall time, CLKX/R			8	ns
50			CLKX ext		35	
59	t _{d(C-DX)}	Delay time, CLKX to DX valid	CLKX int		20	ns
~~			CLKR ext	10		
60	t _{su(DR-CLKRL)}	Setup time, DR before CLKR low	CLKR int	25		ns
			CLKR ext	10		
61	t _h (CLKRL-DR)	Hold time, DR from CLKR low	CLKR int	0		ns
			CLKX ext		32	
62	t _{d(C-FSX)}	Delay time, CLKX to internal FSX high/low	CLKX int		17	ns
			CLKR ext	10		
63	t _{su(FSR-CLKRL)}	Setup time, FSR before CLKR low	CLKR int	10		ns
			CLKX/R ext	10		
64	t _{h(SCKL-FS)}	Hold time, FSX/R input from CLKX/R low	CLKX/R int	0		ns
05		Ontrin time, external EQV before QLICV	CLKX ext	-[t _{c(H)} -8]†	[t _{c(SCK)} /2]-10 [†]	
65	t _{su(FSX-C)}	Setup time, external FSX before CLKX	CLKX int	[t _{c(H)} -21] [†]	$t_{c(SCK)}/2^{\dagger}$	ns
		Delay time, CLKX to first DX bit, FSX	CLKX ext		36†	
66	^t d(CH-DX)V	precedes CLKX high	CLKX int		21†	ns
67	t _{d(FSX-DX)V}	Delay time, FSX to first DX bit, CLKX precede	es FSX		36†	ns
68	t _{d(CH-DXZ)}	Delay time, CLKX high to DX high impedance bit	e following last data		20†	ns



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

serial-port timing parameters for TMS320C31-40 and TMS320LC31-40 (see Figure 25 and Figure 26)

NO.				'C31 'LC3		UNIT
			-	MIN	MAX	
54	t _{d(H1H-SCK)}	Delay time, H1 high to internal CLKX/R			13	ns
			CLKX/R ext	t _{c(H)} x2.6		
55	t _{c(SCK)}	Cycle time, CLKX/R	CLKX/R int	t _{c(H)} x2	t _{c(H)} x2 ³²	ns
50			CLKX/R ext	t _{c(H)} +10		
56	t _{w(SCK)}	Pulse duration, CLKX/R high/low	CLKX/R int	[t _{c(SCK)} /2]-5	[t _{c(SCK)} /2]+5	ns
57	t _{r(SCK)}	Rise time, CLKX/R			7	ns
58	t _{f(SCK)}	Fall time, CLKX/R			7	ns
			CLKX ext		30	
59	t _{d(C-DX)}	Delay time, CLKX to DX valid	CLKX int		17	ns
			CLKR ext	9		
60	t _{su(DR-CLKRL)}	Setup time, DR before CLKR low	CLKR int	21		ns
			CLKR ext	9		
61	t _{h(CLKRL} -DR)	Hold time, DR from CLKR low	CLKR int	0		ns
			CLKX ext		27	
62	t _{d(C-FSX)}	Delay time, CLKX to internal FSX high/low	CLKX int		15	ns
			CLKR ext	9		
63	t _{su(FSR-CLKRL)}	Setup time, FSR before CLKR low	CLKR int	9		ns
			CLKX/R ext	9		
64	t _{h(SCKL-FS)}	Hold time, FSX/R input from CLKX/R low	CLKX/R int	0		ns
			CLKX ext	-[t _{c(H)} -8]†	[t _{c(SCK)} /2]-10 [†]	
65	t _{su(FSX-C)}	Setup time, external FSX before CLKX	CLKX int	[t _{c(H)} -21] [†]	t _{c(SCK)} /2 [†]	ns
		Delay time, CLKX to first DX bit, FSX	CLKX ext		30†	
66	^t d(CH-DX)∨	precedes CLKX high	CLKX int		18 [†]	ns
67	t _{d(FSX-DX)V}	Delay time, FSX to first DX bit, CLKX preced	es FSX		30†	ns
68	t _{d(CH-DXZ)}	Delay time, CLKX high to DX high impedance bit	e following last data		17†	ns



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

serial-port timing parameters for TMS320C31-50 (see Figure 25 and Figure 26)

				'C31	-50	
NO.				MIN	MAX	UNIT
54	t _{d(H1H-SCK)}	Delay time, H1 high to internal CLKX/R			10	ns
			CLKX/R ext	t _{c(H)} x2.6		
55	t _{c(SCK)}	Cycle time, CLKX/R	CLKX/R int	t _{c(H)} x2	t _{c(H)} x2 ³²	ns
50			CLKX/R ext	t _{c(H)} +10		
56	t _{w(SCK)}	Pulse duration, CLKX/R high/low	CLKX/R int	[t _{c(SCK)} /2]-5	[t _{c(SCK)} /2]+5	ns
57	t _{r(SCK)}	Rise time, CLKX/R			6	ns
58	t _{f(SCK)}	Fall time, CLKX/R			6	ns
50			CLKX ext		24	
59	t _{d(C-DX)}	Delay time, CLKX to DX valid	CLKX int		16	ns
			CLKR ext	9		
60	t _{su(DR-CLKRL)}	Setup time, DR before CLKR low	CLKR int	17		ns
			CLKR ext	7		
61	^t h(CLKRL-DR)	Hold time, DR from CLKR low	CLKR int	0		ns
			CLKX ext		22	
62	t _{d(C-FSX)}	Delay time, CLKX to internal FSX high/low	CLKX int		15	ns
<u> </u>		Cature times FOD before OLKD law	CLKR ext	7		
63	t _{su} (FSR-CLKRL)	Setup time, FSR before CLKR low	CLKR int	7		ns
			CLKX/R ext	7		
64	t _{h(SCKL-FS)}	Hold time, FSX/R input from CLKX/R low	CLKX/R int	0		ns
05		Optime times, external EOV before OLIOV	CLKX ext	-[t _{c(H)} -8]†	[t _{c(SCK)} /2]-10 [†]	
65	t _{su(FSX-C)}	Setup time, external FSX before CLKX	CLKX int	-[t _{c(H)} -21] [†]	t _{c(SCK)} /2 [†]	ns
66		Delay time, CLKX to first DX bit, FSX	CLKX ext		24 [†]	
66	^t d(CH-DX)V	precedes CLKX high	CLKX int		14†	ns
67	t _{d(FSX-DX)V}	Delay time, FSX to first DX bit, CLKX precede	es FSX		24†	ns
68	t _{d(CH-DXZ)}	Delay time, CLKX high to DX high impedance data bit	e following last		14†	ns



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

serial-port timing parameters for TMS320C31-60 (see Figure 25 and Figure 26)

				°C3	-60	
NO.				MIN	MAX	UNIT
54	t _{d(H1H-SCK)}	Delay time, H1 high to internal CLKX/R			8	ns
			CLKX/R ext	t _{c(H)} x2.6		
55	t _{c(SCK)}	Cycle time, CLKX/R	CLKX/R int	t _{c(H)} x2	t _{c(H)} x2 ³²	ns
			CLKX/R ext	t _{c(H)} +10		
56	t _{w(SCK)}	Pulse duration, CLKX/R high/low	CLKX/R int	[t _{c(SCK)} /2]-5	[t _{c(SCK)} /2]+5	ns
57	t _{r(SCK)}	Rise time, CLKX/R			5	ns
58	t _{f(SCK)}	Fall time, CLKX/R			5	ns
50			CLKX ext		20	
59	t _{d(C-DX)}	Delay time, CLKX to DX valid	CLKX int		15	ns
			CLKR ext	8		
60	t _{su} (DR-CLKRL)	Setup time, DR before CLKR low	CLKR int	15		ns
			CLKR ext	6		
61	t _{h(CLKRL-DR)}	Hold time, DR from CLKR low	CLKR int	0		ns
			CLKX ext		20	
62	t _{d(C-FSX)}	Delay time, CLKX to internal FSX high/low	CLKX int		14	ns
63		Ontrin time, FOD hafara OLIKD law	CLKR ext	6		
63	t _{su(FSR-CLKRL)}	Setup time, FSR before CLKR low	CLKR int	6		ns
			CLKX/R ext	6		
64	t _{h(SCKL-FS)}	Hold time, FSX/R input from CLKX/R low	CLKX/R int	0		ns
65		Option times, external EQV before QLICV	CLKX ext	-[t _{c(H)} -8]†	[t _{c(SCK)} /2]-10 [†]	
60	t _{su(FSX-C)}	Setup time, external FSX before CLKX	CLKX int	-[t _{c(H)} -21] [†]	t _{c(SCK)} /2 [†]	ns
~~~		Delay time, CLKX to first DX bit, FSX	CLKX ext		20†	
66	^t d(CH-DX)∨	precedes CLKX high	CLKX int		12 [†]	ns
67	t _{d(FSX-DX)V}	Delay time, FSX to first DX bit, CLKX preced	es FSX		20†	ns
68	t _{d(CH-DXZ)}	Delay time, CLKX high to DX high impedance data bit	e following last		12 [†]	ns



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

#### serial-port timing parameters for TMS320C31-80 (see Figure 25 and Figure 26)

NO.				'C31-80		
				MIN	MAX	UNIT
54	t _{d(H1H-SCK)}	Delay time, H1 high to internal CLKX/R			7	ns
55	t _{c(SCK)}	Cycle time, CLKX/R	CLKX/R ext	t _{c(H)} x2.6		ns
			CLKX/R int	t _{c(H)} x2	t _{c(H)} x2 ³²	
56	t _{w(SCK)}	Pulse duration, CLKX/R high/low	CLKX/R ext	t _{c(H)} +6		ns
			CLKX/R int	[t _{c(SCK)} /2]-5	[t _{c(SCK)} /2]+5	
57	t _{r(SCK)}	Rise time, CLKX/R			3	ns
58	t _{f(SCK)}	Fall time, CLKX/R			3	ns
59	t _{d(C-DX)}	Delay time, CLKX to DX valid	CLKX ext		16	ns
			CLKX int		11	
60	t _{su(DR-CLKRL)}	Setup time, DR before CLKR low	CLKR ext	6		ns
			CLKR int	13		
61	t _{h(CLKRL} -DR)	Hold time, DR from CLKR low	CLKR ext	5		ns
			CLKR int	0		
62	t _{d(C-FSX)}	Delay time, CLKX to internal FSX high/low	CLKX ext		16	ns
			CLKX int		12	
63	t _{su(FSR-CLKRL)}	Setup time, FSR before CLKR low	CLKR ext	5		ns
			CLKR int	5		
64	t _{h(SCKL-FS)}	Hold time, FSX/R input from CLKX/R low	CLKX/R ext	5		ns
			CLKX/R int	0		
65	t _{su(FSX-C)}	Setup time, external FSX before CLKX	CLKX ext	-[t _{c(H)} -8]†	[t _{c(SCK)} /2]-10 [†]	ns
			CLKX int	-[t _{c(H)} -21] [†]	t _{c(SCK)} /2 [†]	
66	t _{d(CH-DX)} ∨	Delay time, CLKX to first DX bit, FSX precedes CLKX high	CLKX ext		16	ns
			CLKX int		10	
67	t _{d(FSX-DX)V}	Delay time, FSX to first DX bit, CLKX precedes FSX			16	ns
68	t _{d(CH-DXZ)}	Delay time, CLKX high to DX high impedance following last data bit			10	ns




SPRS035B - MARCH 1996 - REVISED JANUARY 1999

#### data-rate timing modes

Unless otherwise indicated, the data-rate timings shown in Figure 25 and Figure 26 are valid for all serial-port modes, including handshake. For a functional description of serial-port operation refer to subsection 8.2.12 of the *TMS320C3x User's Guide* (literature number SPRU031).

The serial-port timing parameters for seven 'C3x devices are defined in the preceding "serial-port timing parameters" tables (such as "serial-port timing parameters for TMS320C31-60"). The numbers shown in Figure 25 and Figure 26 correspond with those in the NO. column of each table.




NOTES: A. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0. B. Timing diagrams depend on the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.

Figure 25. Timing for Fixed Data-Rate Mode



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

#### data-rate timing modes (continued)



- NOTES: A. Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP = 0.
  - B. Timing diagrams depend on the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.
  - C. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

#### Figure 26. Timing for Variable Data-Rate Mode



ina	)
tim	
9	
OH	

HOLD is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 27 occurs; otherwise, an additional delay of one clock cycle is possible. The table, "timing parameters for HOLD/HOLDA", defines the timing parameters for the HOLD and HOLDA signals. The numbers shown in Figure 27 correspond with those in the NO. column of the table.

The NOHOLD bit of the primary-bus control register overrides the HOLD signal. When this bit is set, the device comes out of hold and prevents uture hold cycles. Asserting HOLD prevents the processor from accessing the primary bus. Program execution continues until a read from or a write to the primary bus is requested. In certain circumstances, the first write is pending, thus allowing the processor to continue until a second write is encountered.

													1
ON			°LC31-33	3	'C31-40 'LC31-40	- 9	'C31-50		'C31-60		'C31-80		UNIT
			NIN	MAX	NIN	MAX	MIN MAX	×	MIN	MAX	NIN	MAX	
69	tsu(HOLD-H1L)	Setup time, <u>HOLD</u> before H1 low	15		13		10		8		5		su
20	tv(H1L-HOLDA)	Valid time, HOLDA after H1 low	0†	10	0†	6	0†	7	0†	9	0†	5	ns
71	tw(HOLD) [‡]	Pulse duration, HOLD low	2t _{c(H)}		2t _{c(H)}		2t _{c(H)}		$2t_{c(H)}$		2t _{c(H)}		su
72	tw(HOLDA)	Pulse duration, HOLDA low	t _{cH} -5†		t _{cH} -5†		t _{cH} -5⁺	t	t _{cH} −5†		t _{cH} -5†		su
73	td(H1L-SH)H	Delay time, H1 low to STRB high for a HOLD	ş0	10	0§	6	0§	7	0§	9	0 [§]	4	su
74	tdis(H1L-S)	Disable time, H1 low to <u>STRB</u> to the high-impedance state	ş0	10†	0 [§]	9†	9 8	8†	ş0	7 [†]	0 [§]	7†	su
75	t _{en(H1L-S)}	Enable time, H1 low to STRB enabled (active)	ş0	10	٥ [§]	6	0 [§]	7	0 [§]	9	0 [§]	9	ns
26	tdis(H1L-RW)	Disable time, H1 low to R/W to the high-impedance state	0†	10 [†]	0†	9†	0† 8	8†	0†	7 [†]	0†	6†	su
77	t _{en(H1L-RW)}	Enable time, H1 low to $R/W$ enabled (active)	0†	10	0†	6	0†	7	0†	9	0†	9	ns
78	tdis(H1L-A)	Disable time, H1 low to address to the high-impedance state	ş0	10 [†]	0 [§]	10 [†]	0 _§ 0	8†	ş0	7†	0§	7†	su
29	t _{en(H1L-A)}	Enable time, H1 low to address enabled (valid)	ş0	15	٥ [§]	13	0 [§] 1	2	0§	11	0 [§]	10	ns
80	tdis(H1H-D)	Disable time, H1 high to data to the high-impedance state	şΟ	10†	0 [§]	9†	0 [§] 8	8†	90	7†	0 [§]	6†	su
† This ví ‡ <u>HOLD</u>	alue is characteri is an asynchronc	[†] This value is characterized but not tested [‡] <u>HOLD</u> is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 27 occurs; otherwise,	clock cycle. I	f the sp	ecified tim	ings are	e met, the exac	t sedr	ence show	n in Fiç	gure 27 oc	cnrs; o	herwise,

TEXAS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

# timing parameters for <u>HOLD/HOLDA</u> (see Figure 27)


HOLD is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 2/ an additional delay of one clock cycle is possible. Not tested

# TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS


SPRS035B - MARCH 1996 - REVISED JANUARY 1999

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

#### HOLD timing (continued)



NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle after HOLD goes back high.





#### general-purpose I/O timing


Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The contents of the internal control registers associated with each peripheral define the modes for these pins.

#### peripheral pin I/O timing

The table, timing parameters for peripheral pin general-purpose I/O, defines peripheral pin general-purpose I/O timing parameters. The numbers shown in Figure 28 correspond with those in the NO. column of the table below.

NO.			LC3 ⁻	1-33	'C31 'LC3	-40 1-40	'C31	-50	'C31	-60	'C31	-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
81	t _{su(GPIO-H1L)}	Setup time, general-purpose input before H1 low	12		10		9		8		7		ns
82	t _{h(H1L-GPIO)}	Hold time, general-purpose input after H1 low	0		0		0		0		0		ns
83	t _{d(H1H-GPIO)}	Delay time, general-purpose output after H1 high		15		13		10		8		6	ns

NOTE 8: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

Figure 28. Timing for Peripheral Pin General-Purpose I/O



SPRS035B - MARCH 1996 - REVISED JANUARY 1999


#### changing the peripheral pin I/O modes

The following tables show the timing parameters for changing the peripheral pin from a general-purpose output pin to a general-purpose input pin and vice versa. The numbers shown in Figure 29 and Figure 30 correspond to those shown in the NO. column of the tables below.

# timing parameters for peripheral pin changing from general-purpose output to input mode (see Note 8 and Figure 29)

NO.			'LC3	1-33	°C31 °LC3	-40 61-40	'C3	1-50	'C31	-60	' <b>C</b> 31	1-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
84	t _{h(H1H)}	Hold time, peripheral pin after H1 high		15		13		10		8		6	ns
85	t _{su(GPIO-H1L)}	Setup time, peripheral pin before H1 low	10		9		9		8		7		ns
86	t _{h(H1L-GPIO)}	Hold time, peripheral pin after H1 low	0		0		0		0		0		ns

NOTE 8: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

#### Figure 29. Timing for Change of Peripheral Pin From General-Purpose Output to Input Mode




SPRS035B - MARCH 1996 - REVISED JANUARY 1999

# timing parameters for peripheral pin changing from general-purpose input to output mode (see Note 8 and Figure 30)

NO.			'LC3	1-33	'C31 'LC3		'C31	-50	'C31	-60	'C31	-80	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
87	t _{d(H1H-GPIO)}	Delay time, H1 high to peripheral pin switching from input to output		15		13		10		8		6	ns

NOTE 8: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

Figure 30. Timing for Change of Peripheral Pin From General-Purpose Input to Output Mode



SPRS035B - MARCH 1996 - REVISED JANUARY 1999


	Valid logic-level per The following tables of the tables below.	iods and polarity ar define the timing pa	e specified by the contents of the internal control registers. arameters for the timer pin. The numbers shown in Figure 31	contents of the	e internal contru umbers shown i	ol registers. n Figure 31 cor	respond with th	ose in the NO.	column
timir	ig parameter	timing parameters for timer pin for TMS320LC31-33 (see Figure 31) †	320LC31-33 (s	ee Figure 3	1) †				
N		DESCRIPTION [‡]	#		'LC31-33	.33	°C31-40, °LC31-40	), 40	UNIT
					MIN	MAX	MIN	MAX	
88	t _{su} (TCLK-H1L)	Setup time, TCLK external before H1 low	e H1 Iow		12		10		su
89	th(H1L-TCLK)	Hold time, TCLK external after H1 low	11 Iow		0		0		su
06	td(H1H-TCLK)	Delay time, H1 high to TCLK inte	internal valid			10		6	su
5		71 IOE		TCLK ext	t _{c(H)} ×2.6		t _{c(H)} ×2.6		1
R	Fc(TCLK)	Ugae time, I ULA		TCLK int	t _{c(H)} ×2	t _{c(H)} ×2 ^{32‡}	t _{c(H)} ×2	t _{c(H)} ×2 ^{32‡}	ns
ξ	4			TCLK ext	t _{c(H)} +12		t _{c(H)} +10		1
20	Tw(TCLK)	Puise auration, I ULK nign/iow		TCLK int	[t _{c(TCLK)} /2]-15	[t _{c(TCLK)} /2]+5	[t _{c(TCLK)} /2]-5	$[t_{c(TCLK)/2}]+5$	SI
[‡] Spec timir	Specified by design but not tested ming parameters for tin	ner pin for TI	MS320LC31-40, TMS320C31-50, and TMS320C31-60 (see Figure 31) [†]	MS320C31-	50, and TMS	320C31-60 (s	ee Figure 31)	+	
			'C31-50	0	'C31-60	-60	[°] C31-80	0	
2	-		MIN	MAX	MIN	MAX	MIN	MAX	
88	t _{su(TCLK-H1L)}	Setup time, TCLK external before H1 low	8		Q		5		ns
68	th(H1L-TCLK)	Hold time, TCLK external after H1 Iow	0		0		0		su
06	ф(н1н-тсск)	Delay time, H1 high to TCLK internal valid		6		8		Q	ns
5	+	TCLK ext	t _{c(H)} ×2.6		t _{c(H)} ×2.6		t _{c(H)} ×2.6		0
<u>,</u>	ьс(TCLK)	TCLK int	t _{c(H)} ×2	t _{c(H)} ×2 ^{32‡}	t _{c(H)} ×2	t _{c(H)} ×2 ^{32‡}	t _{c(H)} ×2	t _{c(H)} ×2 ^{32‡}	<u>e</u>
8		TCLK ext	t _{c(H)} +10		t _{c(H)} +10		t _{c(H)} +6		Ű
1	w(ICLK)	TCLK int	[t _{c(TCLK)} /2]-5	[t _{c(TCLK)} /2]+5	[t _{c(TCLK)} /2]-5	[t _{c(TCLK)} /2]+5	[t _{c(TCLK)} /2]-5	[t _{c(TCLK)} /2]+5	2
⁺ Timir [‡] Spec	Timing parameters 88 and 89 are Specified by design but not tested	[†] Timing parameters 88 and 89 are applicable for a synchronous input clock. Timing parameters 91 and 92 are applicable for an asynchronous input clock.	onous input clock. Ti	ming parameters	91 and 92 are app	olicable for an asyn	ichronous input clo	ck.	



timer pin timing

SPRS035B - MARCH 1996 - REVISED JANUARY 1999

#### timer pin timing (continued)



NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle after HOLD goes back high.

Figure 31. Timing for Timer Pin

#### **SHZ** pin timing


The following table defines the timing parameter for the SHZ pin. The number shown in Figure 32 corresponds with that in the NO. column of the table below.

#### timing parameters for SHZ (see Figure 32)

NO.	'LC31		UNIT
M	MIN	MAX	
93 t _{dis(SHZ)} Disable time, SHZ low to all O, I/O pins disabled (high impedance)	0†	2P†‡	ns

[†] This value is characterized but not tested

 $P = t_{c(CI)}$ 



NOTE A: Enabling  $\overline{SHZ}$  destroys TMS320C3x register and memory contents. Assert  $\overline{SHZ}$  = 1 and reset the TMS320C3x to restore it to a known condition.





SPRS035B - MARCH 1996 - REVISED JANUARY 1999

#### SHZ pin timing (continued)

PARAMETER	°C/W	AIR FLOW LFPM
$R_{\theta JC}^{\dagger}$	11.0	N/A
$R_{\theta JA}^{\ddagger}$	49.0	0
$R_{\theta JA}^{\ddagger}$	35.5	200
$R_{\theta JA}^{\ddagger}$	28.0	400
$R_{\theta JA}^{\ddagger}$	23.5	600
$R_{\theta JA}^{\ddagger}$	21.6	800
$R_{\theta JA}^{\ddagger}$	20.0	1000

#### Table 1. Thermal Resistance Characteristics

 $\label{eq:R_OSC} \begin{array}{l} ^{\dagger} \ R_{\Theta SC} = \text{junction-to-case} \\ ^{\dagger} \ R_{\Theta JA} = \text{junction-to-free air} \end{array}$ 



SPRS035B - MARCH 1996 - REVISED JANUARY 1999

#### **MECHANICAL DATA**

The following packaging information and addendum reflect the most current data available for the designated device(s). This data is subject to change without notice and without revision of this document.





25-Jun-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TMS320C31PQA40	OBSOLETE	BQFP	PQ	132		TBD	Call TI	Call TI	-40 to 125	@1991 TI TMS320C31PQA40	
TMS320C31PQA50	OBSOLETE	BQFP	PQ	132		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-40 to 125	@1991 TI TMS320C31PQA50	
TMS320C31PQL40	OBSOLETE	BQFP	PQ	132		TBD	Call TI	Call TI	0 to 85	@1991 TI TMS320C31PQL40	
TMS320C31PQL50	OBSOLETE	BQFP	PQ	132		TBD	Call TI	Call TI	0 to 85	@1991 TI TMS320C31PQL50	
TMS320C31PQL60	OBSOLETE	BQFP	PQ	132		TBD	Call TI	Call TI	0 to 85	@1991 TI TMS320C31PQL60	
TMS320C31PQL80	OBSOLETE	BQFP	PQ	132		TBD	Call TI	Call TI	0 to 85	@1991 TI TMS320C31PQL80	
TMS320LC31PQ40	OBSOLETE	BQFP	PQ	132		TBD	Call TI	Call TI	0 to 85	@1991 TI TMS320LC31PQ40	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

25-Jun-2016

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TMS320C31, TMS320LC31 :

Catalog: SM320C31

- Enhanced Product: SM320LC31-EP
- Military: SMJ320C31

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications


# **MECHANICAL DATA**

MBQF001A - NOVEMBER 1995

#### PQ (S-PQFP-G***)

#### PLASTIC QUAD FLATPACK

**100 LEAD SHOWN** 



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-069



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated