# **CMOS Dual Precision Monostable Multivibrator**

High-Voltage Types (20-Volt Rating)

#### Features:

- Retriggerable/resettable capability
- Trigger and reset propagation delays independent of R<sub>x</sub>, C<sub>X</sub>
- Triggering from leading or trailing edge
- Q and Q buffered outputs available
- Separate resets
- Replaces CD4538B Type

■ CD14538B dual precision monostable multivibrator provides stable retriggerable/resettable one-shot operation for any fixed-voltage timing application.

An external resistor  $(R_X)$  and an external capacitor  $(C_X)$  control the timing and accuracy for the circuit. Adjustment of  $R_X$  and  $C_X$  provides a wide range of output pulse widths from the Q and  $\overline{Q}$  terminals. The time delay from trigger input to output transition (trigger propagation delay) and the time delay from reset input to output transition (reset propagation delay) are independent of  $R_X$  and  $C_X$ . Precision control of output pulse widths is achieved through linear CMOS techniques.

Leading-edge-triggering (+TR) and trailing-edge-triggering (-TR) inputs are provided for triggering from either edge of an input pulse. An unused +TR input should be tied to  $V_{SS}$ . An unused -TR input should be tied to  $V_{DD}$ . A RESET (on low level) is provided for immediate termination of the output pulse or to prevent output pulses when power is turned on. An unused RESET input should be tied to  $V_{DD}$ . However, if an entire section of the CD14538B is not used, its inputs must be tied to either  $V_{DD}$  or  $V_{SS}$ . See Table I.


In normal operation the circuit retriggers (extends the output pulse one period) on the application of each new trigger pulse. For operation in the non-retriggerable mode,  $\overline{Q}$  is connected to -TR when leading-edge triggering (+TR) is used or  $\overline{Q}$  is connected to +TR when trailing-edge triggering (-TR) is used. The time period (T) for this multivibrator can be calculated by:  $T = R_x C_x$ .

The minimum value of external resistance,  $R_x$ , is 4 K $\Omega$ . The minimum and maximum values of external capacitance,  $C_x$ , are 0 pF and 100  $\mu$ F, respectively.

The CD14538B is interchangeable with type MC14538 and is similar to and pin-compatible with the CD4098B\* and CD4538B. It can replace the CD4538B which type is not recommended for new designs.

The CD14538B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

\*T = 0.5  $R_xC_x$  for  $C_x \ge 1000 pF$  #T =  $R_xC_x$ ;  $C_xmin = 5000 pF$ 




- **FUNCTIONAL DIAGRAM** 
  - Wide range of output-pulse widths
  - Schmitt-trigger input allows unlimited rise and fall times on +TR and -TR inputs
  - 100% tested for maximum quiescent current at 20 V
  - Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25° C
  - Noise margin (full package-temperature range):

1 V at 
$$V_{DD} = 5 V$$
  
2 V at  $V_{DD} = 10 V$ 

- $2.5 \text{ V at } V_{DD} = 15 \text{ V}$
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."

#### **Applications:**

- Pulse delay and timing
- Pulse shaping



TERMINALS 1,8,15 ARE ELECTRICALLY CONNECTED INTERNALLY 92CS-24848RI

**Terminal Assignment** 

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	+0.5V to Vnn +0.5V
DC INPUT CURRENT, ANY ONE INPUT	+10mA
POWER DISSIPATION PER PACKAGE (PD):	
POWER DISSIPATION PER PACKAGE (PD): For TA = -55°C to +100°C For Ta = +100°C to +125°C  Perot	500mW
For TA = +100°C to +125°C	e Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100mW
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)  OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )	
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types).  OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )  STORAGE TEMPERATURE RANGE (T <sub>Stg</sub> )  LEAD TEMPERATURE (DURING SOLDERING):  At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	

#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operating is always within the following ranges:

CHARACTERISTIC	V <sub>DO</sub>	LIM	UNITS	
CHARACTERISTIC	 (V)	Min.	Max.	UNIIS
Supply-Voltage Range (For T <sub>A</sub> =Full Package-Temperature Range)		3	18	y
Input Pulse Width twh, twL	 5	140		,
+TR, -TR, or RESET	 10	80	_	ns
	15	60		

# TABLE I CD4538B FUNCTIONAL TERMINAL CONNECTIONS

FUNCTIION	V <sub>DD</sub>	TO M. NO.	1	TO V. NO.	1	PULSE RM. NO.	OTHER CONNECTIONS		
	MONO1	MONO <sub>2</sub>	MONO <sub>1</sub>	MONO <sub>2</sub>	MONO:	MONO <sub>2</sub>	MONO1	MONO <sub>2</sub>	
Leading-Edge Trigger/ Retriggerable	3, 5	11, 13			4	12			
Leading-Edge Trigger/ Non-Retriggerable	3	13		1	4	12	5-7	11-9	
Trailing-Edge Trigger/ Retriggerable	3	. 13	4	12	5	11			
Trailing-Edge Trigger/ Non-Retriggerable	3	13	ž		5	11	4-6	12-10	

#### NOTES:

- 1. A RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS AN OUTPUT PULSE WIDTH WHICH IS EXTENDED ONE FULL TIME PERIOD (T) AFTER APPLICATION OF THE LAST TRIGGER PULSE.
- 2. A NON—RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS A TIME PERIOD (T) REFERENCED FROM THE APPLICATION OF THE FIRST TRIGGER PULSE.

INPUT PULSE TRAIN

RETRIGGERABLE MODE PULSE WIDTH (+TR MODE) NON-RETRIGGERABLE MODE PULSE WIDTH

(+TR MODE)

#### **STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CO	NDITIO	NS	LIM	LIMITS AT INDICATED TEMPERATURES (°C)							
	V <sub>0</sub> (V)	V <sub>IN</sub> (V)	(V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.		
		0.5	5	5	5	150	150	_	0.04	5		
Quiescent Device	_	0,10	10	10	10	300	300	_	0.04	10	1	
Current, IDD Max.	_	0,15	15	20	20	600	600	_	0.04	20	μΑ	
	_	0,20	20	100	100	3000	3000	_	0.08	100	1	
Output Low (Sink)	0.4	0,5	5 .	0.64	0.61	0.42	0.36	0.51	1			
Output Low (Sink) Current, IoL Min.	0.5	0,10	10	1.6	1.5	-1.1	0.9	1.3	2.6		1	
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		1	
Output High (Source) Current, I <sub>OH</sub> Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA	
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		1	
	9.5	0,10	_10	-1.6	-1.5	≐1.1	-0.9	-1.3	-2.6			
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	1	
Output Voltage:		0,5	5		0.	05		_	0	0.05		
Low-Level, Vol. Max.		0,10	10		0.	05		_	0	0.05	1	
LOW-Level, VOL WAX.	_	0,15	15		0.	05		_	0	0.05	1	
Output Voltage:		0,5	5		4.95 4.95					_	v	
High-Level, Von Min.		0,10	10		9.	95		9.95	10	_	1 ×	
Tingit-Level, Von Willi.		0,15	15		14	.95		14.95	15		1	
Input Low Voltage,	0.5,4.5	-	5		1	.5		_	_	1.5		
V <sub>IL</sub> Max.	1,9		10			3		_	_	3	1	
VIL WAX.	1.5,13.5	_	. 15		4	4		<i>→</i> .		4	] <sub>v</sub>	
Input High Voltage, V <sub>IM</sub> Min.	0.5,4.5		5		3.	.5		3.5		_	] <b>"</b>	
	1,9	_	10			7		7	_	_		
	1.5,13.5	_	15		1	1		11	_	<b>—</b> ,		
Input Current, I <sub>IN</sub> Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	μΑ	




Fig. 1 - Logic diagram (½ of device shown).

#### DYNAMIC ELECTRICAL CHARACTERISTICS, At TA=25°C; Input tr,tr=20 ns, CL=50 pF

CHARACTERISTIC	TEST CONDITIONS		LIMITS			
CHARACTERISTIC	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS	
Transition Time ttlh, tthL	5	_	100	200		
	10	_	50	100		
	15	_	40	80		
Propagation Delay Time: t <sub>PLH</sub> , t <sub>PHL</sub>	5	_	300	600	7	
+TR or -TR to Q or Q	10	_	150	300		
	15		100	220	ns	
Reset to Q or Q	5	_	250	500	1	
	10	_	125	250		
	15	_	95	190		
Minimum Input Pulse Width: twh, twL	5	_	80	140	1	
+TR, -TR or Reset	10	_	40	80	ŀ	
	15	15 — 30 60				
Output Pulse Width - Q or Q: T	5	198	210	230	1	
$C_X = 0.002 \mu\text{F},  R_X = 100 \text{K}\Omega$	10	200	212	232	μs	
	15	202	214	234		
C <sub>x</sub> =0.1 μF, R <sub>x</sub> =100 KΩ	5	9.4	9.97	10.5	1	
	10	9.4	9.95	10.6	ms	
	15	9.5	10	10.6	i	
$C_X=10 \mu F$ , $R_X=100 K\Omega$	5	0.95	1	1.06		
	10	0.95	1	1.06	s	
	15	0.96	1.01	1.07		
Pulse Width Match between 100 (T <sub>1</sub> -T <sub>2</sub> )	5	_	±1			
circuits in same package:	10	_	±1		%	
$C_x=0.1 \mu F$ , $R_x=100 K\Omega$	15	_	±1	-		
Minimum Retrigger Time t <sub>rr</sub>	5	0	-	_		
	10	0	_	-	ns	
	15	0				
Input Capacitance C <sub>IN</sub>	Any Input	_	5	7.5	pF	

<sup>\*</sup>Note: Minimum  $R_x$  value=4  $K\Omega$ , minimum  $C_x$  value=5000 pF.




Fig. 2 - Typical output low (sink) current characteristics.




Fig. 3 - Minimum output low (sink) current characteristics.




Fig. 4 - Typical output high (source) current characteristics.




Fig. 6 - Typical propagation delay time as a function of load capacitance (+TR or -TR to Q or  $\overline{Q}$ ).




Fig. 8 - Typical transition time as a function of load capacitance.




Fig. 10 - Typical pulse-width variation as a function of temperature ( $R_X$ =100 K $\Omega$ ,  $C_X$ =0.1  $\mu F$ ).




Fig. 5 - Minimum output high (source) current characteristics.




Fig. 7 - Typical propagation delay time as a function of load capacitance (RESET to Q or Q).




Fig. 9 - Typical pulse-width variation as a function of supply voltage.




Fig. 11 - Typical pulse-width variation as a function of temperature ( $R_X$ =100 K $\Omega$ ,  $C_X$ =2000 pF).




Fig. 12 - Typical total supply current as a function of output duty cycle.





Fig. 13 - Typical total supply current as a function of load capacitance.



92CS-27441RI

NOTE:

- 1. Test any combination of inputs.
- 2. When measuring  $V_{IH}$  or  $V_{IL}$  for Schmitt trigger inputs (+TR, -TR), the input must first be brought to  $V_{DD}$  or  $V_{SS}$ , respectively, then reduced to the specified limit.

Fig. 14 - Input voltage test circuit.




Fig. 15 - Input leakage-current test circuit.

# VDD INPUTS VSS 92C5-274

Fig. 16 - Quiescent device current test circuit.

#### Power-Down Mode

During a rapid power-down condition, as would occur with a power-supply short circuit or with a poorly filtered power supply, the energy stored in  $C_X$  could discharge into Pin 2 or 14. To avoid possible device damage in this mode, when  $C_X$  is  $\geq 0.5$  microfarad, a protection diode with a 1-ampere or higher rating (1N5395 or equivalent) and a separate ground return for  $C_X$  should be provided as shown in Fig. 17.




Fig. 17 - Rapid power-down protection circuit.

An alternate protection method is shown in Fig. 18, where a 51-ohm current-limiting resistor is inserted in series with  $C_x$ . Note that a small pulse width decrease will occur however, and  $R_x$  must be appropriately increased to obtain the originally desired pulse width.





Fig. 18 - Alternate rapid power-down protection circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} inch)$ .

Dimensions and pad layout for CD145388H.

and the second of the





25-Apr-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9055701EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9055701EA CD14538BF3A	Samples
CD14538B-W	ACTIVE	WAFERSALE	YS	0	3513	TBD	Call TI	Call TI			Samples
CD14538BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD14538BE	Samples
CD14538BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD14538BF	Samples
CD14538BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9055701EA CD14538BF3A	Samples
CD14538BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD14538BM	Samples
CD14538BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD14538BM	Samples
CD14538BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD14538BM	Samples
CD14538BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD14538B	Samples
CD14538BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD14538B	Samples
CD14538BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM538B	Samples
CD14538BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM538B	Samples
CD14538BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM538B	Samples
CD14538BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM538B	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



#### PACKAGE OPTION ADDENDUM

25-Apr-2017

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD14538BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD14538BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 8-Apr-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD14538BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD14538BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

# D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **MECHANICAL DATA**

#### NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.