

- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Stand-by Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15 mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Dependable Texas Instruments Quality and Reliability
- Direct Replacement for SN55500D


description

The SN55500E is a monolithic BIFET† integrated circuit designed to perform the line select operation of a matrix-addressable display. The device inputs are diode-clamped CMOS inputs.


The outputs of the driver are normally low and can be selectively switched high when the strobe input is low. Selection of the outputs is achieved through the data, S0, and S1 inputs. The 8-bit data stored internally in the serial register is inverted and sent to one of four output sections by the 2-line to 4-line decoder. All other outputs remain low. Internal circuits provide a high-current pulse to the level-shifting circuit during positive output transitions. When the output transition is complete, the low steady-state current reduces the circuits standby power consumption. All outputs contain clamp diodes to the VCC2 and GND supply inputs.

The SN55500E is characterized for operation over the full military temperature range of -55°C to 125°C.

JD PACKAGE
(TOP VIEW)



FD PACKAGE
(TOP VIEW)



NC—No internal connection

† BIFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

logic symbol†



functional block diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the JD package.

FUNCTION TABLE


FUNCTION	INPUTS					OUTPUTS							
	DATA	CLK	SELECT S1 S0		STRB	SHIFT REGISTER							
						R1	R2	R3 ... R8	1Q1 ... 1Q8	2Q1 ... 2Q8	3Q1 ... 3Q8	4Q1 ... 4Q8	
LOAD	H	↑	X	X	H	L	R1 _n	R2 _n ... R7 _n	L ... L	L ... L	L ... L	L ... L	
	L	↑	X	X	H	H	R1 _n	R2 _n ... R7 _n	L ... L	L ... L	L ... L	L ... L	
STROBE	X	X	X	X	H	R1 _n	R2 _n	R3 ... R8 _n	L ... L	L ... L	L ... L	L ... L	
	X	H	L	L	L	R1 _n	R2 _n	R3 ... R8 _n	R1 ... R8	L ... L	L ... L	L ... L	
	X	H	L	H	L	R1 _n	R2 _n	R3 ... R8 _n	L ... L	R1 ... R8	L ... L	L ... L	
	X	H	H	L	L	R1 _n	R2 _n	R3 ... R8 _n	L ... L	L ... L	R1 ... R8	L ... L	
	X	H	H	H	L	R1 _n	R2 _n	R3 ... R8 _n	L ... L	L ... L	L ... L	R1 ... R8	

H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.


R1 ... R8 = levels currently at Internal outputs of shift registers one through eight, respectively.

R1_n ... R8_n = levels at outputs R1 through R8 respectively, before the most recent ↑ transition of the clock.

typical operating sequence



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)	13.8 V
Supply voltage, VCC2	100 V
Input voltage	VCC1 + 0.3 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	1825 mW
Operating free-air temperature range	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FD package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JD package	300°C

- NOTES: 1. Voltage values are with respect to network ground terminal.
2. For operation above 25°C free-air temperature, see Dissipation Rating Table.

DISSIPATION RATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
FD	1825 mW	14.6 mW/°C	25°C
JD	1825 mW	22 mW/°C	67°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC1	10.8	12	13.2	V
Supply voltage, VCC2	0		100	V
High-level input voltage, VIH, as a percentage of VCC1	75%			
Low-level input voltage, VIL, as a percentage of VCC1			25%	
High-level output clamp current			20	mA
Low-level output clamp current			-20	mA
Clock frequency, fclock (see Figure 2)	0		8	MHz
Duration of high or low clock pulse, tw	62			ns
Setup time, tsu	Data inputs before clock†		20	ns
	Select inputs before strobe†		50	
Hold time, th	Data inputs after clock† (see Note 3)		50	ns
	Strobe input high after clock†		50	
	Select inputs after strobe†		50	
Operating free-air temperature, TA	-55			°C
Operating case temperature, TC			125	°C

NOTE 3: For operation above 25°C junction temperature, refer to Figure 2.

electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
VIK Input clamp voltage	VCC1 = 12 V, Ii = -12 mA		-1	-1.5	V	
VOH High-level output voltage	VCC1 = 13.2 V, VCC2 = 100 V	IOH = -1 mA	94	97.5	V	
		IOH = -10 mA	92	94.5		
		IOH = -15 mA	90	93.5		
VOL Low-level output voltage	VCC1 = 13.2 V, VCC2 = 100 V	IOL = 1 mA		0.85	2	V
		IOL = 10 mA		2	4	
		IOL = 15 mA		2.75	5	
VOK Output clamp voltage	VCC2 = 0	IO = 20 mA		1	2.5	V
		IO = -20 mA		-1.2	-2.5	
IiH High-level input current	VCC1 = 13.2 V, Vi = VIH min				1	µA
IiL Low-level input current	VCC1 = 13.2 V, Vi = VIL max				-1	µA
ICC1 Supply current	VCC1 = 13.2 V, VCC2 = 100 V		0.05	1	mA	
ICC2 Supply current	VCC2 = 100 V		1	5	mA	


†All typical values are at VCC = 12 V, TA = 25°C.

switching characteristics, VCC1 = 12 V, VCC2 = 100 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tDHL Delay time, high-to-low-level output from strobe input	CL = 30 pF, See Figure 1		250	ns
tDLH Delay time, low-to-high-level output from strobe input			450	ns
tTHL Transition time, high-to-low-level output			200	ns
tTLH Transition time, low-to-high-level output			300	ns




PARAMETER MEASUREMENT INFORMATION



NOTE A. C_L includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

TYPICAL CHARACTERISTICS



NOTE 4: This curve assumes a symmetrical clock pulse.

FIGURE 2

THERMAL INFORMATION

Junction temperature formula

$$T_J = T_A + P_D R_{\theta JA}$$

$$T_J = T_C + P_D R_{\theta JC}$$

where

- T_J = virtual junction temperature
- T_A = free-air temperature
- P_D = average device power dissipation
- R_θ = thermal resistance (junction-to-air, R_{θJA}, or junction-to-case, R_{θJC})

PACKAGE TYPE	R _{θJA}	R _{θJC}
FD 44-pin ceramic	68°C/W	20°C/W
JD 40-pin ceramic	45°C/W	12°C/W