SN54HC160 THRU SN54HC1B3 SN74HC160 THRU SN74HC163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

D2684, DECEMBER 1982-REVISED SEPTEMBER 1987 SCLS114


- Internal Look Ahead for Fast Counting
- Carry Output for N-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil
- Dependable Texas Instruments Quality and Reliability

description


These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'HC160 and 'HC162 are decade counters, and the 'HC161 and 'HC163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with synchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, they may be preset to any number between 0 and 9 or 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

SN54HC' . . . J PACKAGE SN74HC' . . . D OR N PACKAGE (TOP VIEW)



SN54HC' . . . FK PACKAGE (TOP VIEW)



NC -- No internal connection

The clear function for the 'HC160 and 'HC161 is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.

The clear function for the 'HC162 and 'HC163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next low-to-high transition of the clock input, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Ω outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bits synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output. The ripple carry output (RCO) thus enabled will produce a high-level pulse while the count is maximum (9 or 15 with QA high). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

INSTRUMENTS

SN54HC160 THRU SN54HC163 SN74HC160 THRU SN74HC163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or TOAD) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


The SN54HC160 through SN54HC163 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC160 through SN74HC163 are characterized for operation from -40°C to 85°C.

logic symbols[†]


'HC160 DECADE COUNTER WITH DIRECT CLEAR

CTRDIV10 CLR CT=0 (9) M1 LOAD M2 (15) RCO (10)3CT = 9 ENT G3 (7) G4 ENP CLK (2) C5/2,3,4+ (14) (3) А [1] QΑ (4) (13) QB В [2] (12) (5) c $\mathbf{o}_{\mathbf{C}}$ (41 (6) (11) Q_{D} [8]

'HC162 DECADE COUNTER WITH SYNCHRONOUS CLEAR




'HC160 and 'HC162 logic diagram (positive logic)



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

For the sake of simplicity, the routing of the complementary signals $\overline{\text{LD}}$ and $\overline{\text{CK}}$ is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.






logic symbols†


'HC161 BINARY COUNTER WITH DIRECT CLEAR

CTRDIV16 ČLR CT=0 (9) LOAD M1 (15) RCO M2 (10) 3CT=15 G3 **ENT** (7) ENP G4 (2) C5/2,3,4+ CLK (3) (14) A 1,50 [1] QΔ (4) (13) В [2] ΩB (12) (5) С [4] 111) QD α_{C} (6) D [8]

'HC163 BINARY COUNTER WITH SYNCHRONOUS CLEAR



'HC161 and 'HC163 logic diagram (positive logic)




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.




For the sake of simplicity, the routing of the complementary signals LD and CK is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

logic symbol, each D/T flip-flop (positive logic)



logic diagram, each D/T flip-flop (positive logic)




 $^{^{\}dagger}$ The origins of the signals \overline{LD} and \overline{CK} are shown in the logic diagrams of the overall devices.

'HC160 and 'HC162 output sequence

Illustrated below is the following sequence:


- 1. Clear outputs to zero (SN54HC160 and SN74HC160 are asynchronous; SN54HC162 and SN74HC162 are synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit



'HC161 and 'HC163 output sequence

Illustrated below is the following sequence:

- 1. Clear outputs to zero (SN54HC161 and SN74HC161 are asynchronous; SN54HC163 and SN74HC163 are synchronous)
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, zero, one, and two
- 4. Inhibit



SN54HC160 THRU SN54HC163 SN74HC160 THRU SN74HC163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

absolute maximum ratings over operating free-air temperature range†

Supply voltage, VCC	-0	.5 V t	:o 7 V
Input clamp current, lik (VI < 0 or VI > VCC)		. ±2	0 mA
Output clamp current, IOK (VO < 0 or VO > VCC)		. ±2	0 mA
Continuous output current, IO (VO = 0 to VCC)			
Continuous current through VCC or GND pins			
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package		3	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package		2	260°C
Storage temperature range =	65°	C to 1	50°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				SN54HC	'		SN74HC	,	1 (84)
			MIN NOM MAX MIN NOM 2 5 6 2 1.5 1.5 3.15 3.15 4.2 4.2 0 0.3 0 0 0.9 0 0 1.2 0 0 VCC 0 0 VCC 0 0 1000 0 0 500 0	NOM	MAX	UNIT			
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
۷ін	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			٧
		VCC = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.3	0		0.3	
VIL	Low-level input voltage	V _{CC} = 4.5 V	0		0.9	0		0.9	V
		$V_{CC} = 6 V$	0		1.2	0		1.2	
VI	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	٧
		V _{CC} = 2 V	0		1000	0		1000	
t _t	Input transition (rise and fall) times	V _{CC} = 4.5 V	0		500	0		500	ns
-		V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature		- 55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

BARAMETER	TEST COMPLETIONS	7,	T	A - 25	°C	SN5	4HC'	SN7	4HC'	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
V _{OH}		6 V	5.9	5.999		5.9		5.9		V
Ţ	V _I = V _{IH} or V _{IL} , I _{OH} = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
	V _I = V _{IH} or V _{IL} , I _{OH} = -5.2 mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_{\parallel} = V_{\parallel H}$ or $V_{\parallel L}$, $ O_{\parallel} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	
VOL		6 V		0.001	0.1		0.1		0.1	V
	VI = VIH or VIL. IOL = 4 mA	4.5 V		0.17	0.26		0.4	l	0.33	
	$V_{\parallel} = V_{\parallel H}$ or $V_{\parallel L}$, $I_{OL} = 5.2$ mA	6 V		0.15	0.26		0.4		0.33	
11	V _I = V _{CC} or O	6 V		± 0.1	± 100		± 1000	=	± 1000	nΑ
ıcc	$V_1 = V_{CC} \text{ or } 0, I_0 = 0$	6 V			8		160		80	μА
		2 to		2	10		10		10	рF
Ci		6 ∨	3		10		10			PF



SN54HC160 THRU SN54HC163 SN74HC160 THRU SN74HC163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	ı	PARAMETER	Vcc	TA ·	- 25°C	TH	HC160 IRU HC163	TH	HC160 IRU HC163	UNIT
			[[MIN	MAX	MIN	MAX	MIN	MAX	
	CLK high or low CLR low ('HC160, 'HC161) A, B, C, or D LOAD low ENP, ENT		2 V	0	6	0	4.2	0	5	
fclock	Clock frequency	•	4.5 V	0	31	0	21	0	25	MHz
			6 V	0	36	0	25_	0	29	
			2 V	80		120		100		
		CLK high or low	4.5 V	16		24		20		
_	Dulas dusadias		6 V	14		20		17		
t _W	Pulse duration		2 V	80		120		100		ns
		CLR low ('HC160, 'HC161)	4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	150	-	225		190		
		A, B, C, or D	4.5 V	30		45		38		
			6 V	26		38		32		ı
			2 V	135		205		170		1
		LOAD low	4.5 V	27		41		34		
			6 V	23		35		29		1
			2 V	170		255		215		1
		ENP, ENT	4.5 V	34		51		43		!
	Setup time,		6 V	29		43		37		
^t su	before CLK		2 V	125		190		155		ns
		CLR inactive ('HC160, 'HC161)	4.5 V	25		38		31		
			6 V	21		32		26		
			2 V	160		240		200		
		CLR low ('HC162, 'HC163)	4.5 V	32		48		40		
]	6 V	27		41		34		
			2 V	160	-	240		200		1
		CLR inactive ('HC162, 'HC163)	4.5 V	32		48		40		
			6 V	27		41		34		1
			2 V	0		0		0		
th	Hold time, all sy	ynchronous inputs after CLK1	4.5 V	0		0	j	0		ns
••		•	6 V	0		0		0	İ	1

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	vcc	Τø	- 25	°C	Į.	HC160 HC161	ŀ	HC160 HC161	UNIT
	(IRPOT)	10017017		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			2 V	6	14		4.2		5		
f _{max}		<u> </u>	4.5 V	31	40		21		25		MHz
		<u> </u>	6 V	36	44		25		29		
_			2 V		83	215		325		270	
t _{pd}	CLK	RCO	4.5 V		24	43		65	Ī	54	ns
, i		•	6 V		20	37	İ	55	ŀ	46	1
			2 V		80	205		310		255	
tpd	CLK	Any Q	4.5 V		25	41		62	ļ	51	hs
.)			6 V		21	35		53	}	43]
			2 V		62	195		295		245	
t _{pd}	ENT	RCO	4.5 V		17	39	1	59	Į	49	ns
			6 V		14	33		50		42	
			2 V		105	210		315		265	
tPHL	CLR	Any Q	4.5 V		21	42		63	(53	ns
			6 V	İ	18	36		54	1	45	
			2 V		110	220	Ī	330		275	
tPHL	CLR	RÇO	4.5 V		22	44		66		55	ns
			6 V		19	37	l	56		47	
			2 V		38	75	<u> </u>	110		95	
tt		Any	4.5 V	ĺ	8	15		22]	19	ns
-			6 V	Ì	6	13		19	ĺ	16	1

C _{pd} Power dissipation capacitance	No load, TA = 25°C	60 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

PARAMETER	FROM	TO	Vcc	Tø	- 25	°C		HC162 HC163	l	HC162 HC163	UNIT
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			2 V	6	14		4.2		5		
fmax		İ	4.5 V	31	40		21		25		MHz
		ŀ	6 V	36	44		25		29		
			2 V		83	215		325		270	
^t pd	CLK	RCO	4.5 V		24	43		65		54	ns
			6 V		20	37		55		46	
			2 V		80	205		310		255	
tpd	CLK	Any Q	4.5 V		25	41		62		51	ns
,			6 V		21	35		53		43	
			2 V		62	195		295		245	
t _{pd}	ENT	RCO	4.5 V		17	39		59	1	49	пѕ
-			6 V		14	33		50	ŀ	42	
			2 V	· · · · · · · · · · · · · · · · · · ·	38	75		110		95	
tt		Any	4.5 V		8	15	ļ	22		19	ns
чt			6 V		6	13		19		16	


C _{pd}	Power dissipation capacitance	No load, T _A = 25°C	60 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

TYPICAL APPLICATION DATA

N-BIT SYNCHRONOUS COUNTERS

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The 'HC160 and 'HC162 will count in BCD, and the 'HC161 and 'HC163 will count in binary. Virtually any count mode (modulo-N, N₁-to-N₂, N₁-to-maximum) can be used with this fast look-ahead circuit.





The application circuit shown on the preceding page is not valid for clock frequencies above 18 MHz (at $25\,^{\circ}$ C and $4.5\,$ V VCC). The reason for this is that there is a ''glitch'' that is produced on the second stage's RCO output and every succeeding stage's RCO output. This glitch is common to all HC vendors that Texas Instruments has evaluated in addition to the bipolar equivalents ('LS, 'ALS, 'AS).

The glitch on RCO is caused because the propagation delay of the rising edge of QA of the second stage is shorter than the propagation delay of the falling edge of ENT. The RCO output is the product of ENT, QA, QB, QC, and QD (ENT•QA•QB•QC•QD). The resulting glitch is about 7-12 ns in duration. Figure 1 illustrates the condition in which the glitch occurs. For the purposes of simplicity, only two stages are being considered, but the results can be applied to other stages. QB, QC, and QD of the first and second stage are at logic one, and QA of both stages are at logic zero (1110 1110) after the first clock pulse. On the rising edge of the second clock pulse, QA and RCO of the first stage will go high. On the rising edge of the third clock pulse QA and RCO of the first stage will return to a low level, and QA of the second stage will go to a high level. It is at this time that the glitch on the RCO of the second stage will appear because of the "race condition" inside the chip.

The glitch will cause a problem in the next stage (stage three) if the glitch is still present when the next rising clock edge appears (clock pulse 4). To ensure that this does not happen, the clock frequency must be less than inverse of the sum of the clock-to-RCO propagation delay and the glitch duration (t_g) . In other words, $f_{\text{max}} = 1/(t_{\text{pd}} \text{ CLK-to-RCO} + t_g)$. For example, at 25 °C at 4.5 V VCC, the clock-to-RCO propagation delay is 43 ns and the maximum duration of the glitch is 12 ns. Therefore, the maximum clock frequency that the cascaded counters can use is 18 MHz. The following table contains the f_{clock} , t_w , and f_{max} specifications for applications that use more than two 'HC160 family devices cascaded together.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

PARAM	ETER	Vcc	TA = 25°C		tł	HC160 hru HC163	SN74HC160 thru SN74HC163		UNIT											
			MIN	MAX	MIN	MAX	MIN	MAX												
	Clock frequency	2 V	0	3.6	0	2.5	0	2.9												
folock Clock frequen		frequency 4.	ock frequency 4.5	ick frequency 4.5	lock frequency 4.5 V	4.5 V	0	18	0	12	0	14	MHz							
Ciock		6 V	0	21	0	14	0	17]											
		2 V	140		200		170													
tw Pulse duration	Pulse duration, CLK high or low	ulse duration, CLK high or low 4.5	duration, CLK high or low 4.5	on, CLK high or low 4.5	ilse duration, CLK high or low 4.5	e duration, CLK high or low 4.5	se duration, CLK high or low 4.5 \	se duration. CLK high or low 4.5 \	Ise duration, CLK high or low 4.5 \	e duration, CLK high or low 4.5 \	ulse duration, CLK high or low 4.5 \	se duration, CLK high or low 4.5	4.5 V	28		40		36		ns
••	6		24		36		30		1											


switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	TA = 25°C			SN54HC160 thru SN54HC163		SN74HC160 thru SN74HC163		UNIT
		1		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			2 V	3.6			2.5		2.9		
fmax			4.5 V	18			12		14		MHz
"""			6 V	21			14		17		}

NOTE 1: These limits apply only to applications which use more than two 'HC160 family devices cascaded together.



If the 'HC160 family is used as a single unit or only two cascaded together, then the maximum clock frequency that the devices can use is not limited because of the glitch. In these situations, the devices can be operated at the maximum specifications.



A glitch can appear on the RCO output of a single 'HC160 family device depending on the relationship of ENT to the clock input. Any application that uses the RCO output to drive any input except an ENT of another cascaded 'HC160 family device must take this into consideration.



i.com 19-Mar-2008

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC161DBR	SSOP	DB	16	0	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74HC161DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC161NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HC161PWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC161DBR	SSOP	DB	16	0	346.0	346.0	33.0
SN74HC161DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74HC161NSR	SO	NS	16	2000	346.0	346.0	33.0
SN74HC161PWR	TSSOP	PW	16	2000	346.0	346.0	29.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications				
Audio	www.ti.com/audio			
Automotive	www.ti.com/automotive			
Broadband	www.ti.com/broadband			
Digital Control	www.ti.com/digitalcontrol			
Medical	www.ti.com/medical			
Military	www.ti.com/military			
Optical Networking	www.ti.com/opticalnetwork			
Security	www.ti.com/security			
Telephony	www.ti.com/telephony			
Video & Imaging	www.ti.com/video			
Wireless	www.ti.com/wireless			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated