




RoHS*

HALOGEN

FREE

Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	50	500				
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V	0.85				
Q _g (Max.) (nC)	38	38				
Q _{gs} (nC)	9.0	9.0				
Q _{gd} (nC)	18	18				
Configuration	Sing	Single				



N-Channel MOSFET

FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- Low Gate Charge Qq Results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance Avalanche Voltage and Current
- Effective C_{oss} Specified
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching

TYPICAL SMPS TOPOLOGIES

- Two Transistor Forward
- Half Bridge
- Full Bridge

ORDERING INFORMATION							
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)			
Lead (Pb)-free and Halogen-free	SiHF840AS-GE3	SiHF840ASTRL-GE3a	SiHF840ASTRR-GE3a	SiHF840AL-GE3a			
Load (Ph) from	IRF840ASPbF	IRF840ASTRLPbFa	IRF840ASTRRPbFa	IRF840ALPbF			
Lead (Pb)-free	SiHF840AS-E3	SiHF840ASTL-E3a	SiHF840ASTR-E3a	SiHF840AL-E3			

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS (TC	= 25 °C, unl	ess otherwis	se noted)			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	500	V	
Gate-Source Voltage			V_{GS}	± 30	7 v	
Continuous Drain Current	V at 10 V	T _C = 25 °C	1	8.0		
Continuous Drain Current	V _{GS} at 10 V	T _C = 100 °C	I _D	5.1	Α	
Pulsed Drain Current ^a			I _{DM}	32		
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	510	mJ	
Repetitive Avalanche Current ^a			I _{AR}	8.0	Α	
Repetitive Avalanche Energy ^a			E _{AR}	13	mJ	
Maying Daway Dissination	T _C =	25 °C	Б	125	10/	
Maximum Power Dissipation $ T_A = 25 \text{ °C} $		P_{D}	3.1	W		
Peak Diode Recovery dV/dtc, e			dV/dt	5.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Temperature for 10 s				300 ^d	1	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T_J = 25 °C, L = 16 mH, R_g = 25 Ω , I_{AS} = 8.0 A (see fig. 12).
- c. $I_{SD} \le 8.0 \text{ A}$, $dI/dt \le 100 \text{ A/}\mu\text{s}$, $V_{DD} \le V_{DS}$, $T_{J} \le 150 \,^{\circ}\text{C}$.
- d. 1.6 mm from case.
- e. Uses IRF840A, SiH840A data and test conditions.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRF840AS, SiHF840AS, IRF840AL, SiHF840AL

Vishay Siliconix



THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	40	°C/W		
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	1.0			

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		•					
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0$, $I_D = 250 \mu A$		500	_	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA ^d	-	0.58	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
Zana Oata Valtaria Dusin Oriumant		V _{DS} =	= 500 V, V _{GS} = 0 V	-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 400 \	/, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 4.8 A ^b	-	-	0.85	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 50 V, I _D = 4.8 A	3.7	-	-	S
Dynamic						•	
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,	-	1018	-	-
Output Capacitance	C _{oss}		$V_{DS} = 25 \text{ V},$	-	155	-	
Reverse Transfer Capacitance	C _{rss}	f = 1	.0 MHz, see fig. 5	-	8.0	-	
Output Capacitance	C _{oss}	V _{DS} = 1.0 V, f = 1.0 MHz			1490		pF
Output Capacitance	C _{oss}	$V_{GS} = 0 V$	V _{DS} = 400 V, f = 1.0 MHz		42		1
Effective Output Capacitance	Coss eff.	V _{DS} = 0 V to 480 V ^{c, d}			56		1
Total Gate Charge	Qg			-	-	38	
Gate-Source Charge	Q_{gs}	V _{GS} = 10 V	$I_D = 8.0 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 6 and 13 ^{b, d}	-	-	9.0	nC
Gate-Drain Charge	Q_{gd}		ground to	-	-	18	
Turn-On Delay Time	t _{d(on)}			-	11	-	
Rise Time	t _r		: 250 V, I _D = 8.0 A,	-	23	-	- ns
Turn-Off Delay Time	t _{d(off)}	$R_g = 9.1 \Omega$,	$R_D = 31 \Omega$, see fig. $10^{b, d}$	-	26	-	
Fall Time	t _f			-	19	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		i	-	8.0	Α
Pulsed Diode Forward Current ^a	I _{SM}			-	-	32	
Body Diode Voltage	V_{SD}	T _J = 25 °C	V_{c} , V_{c} = 8.0 A, V_{c} = 0 V^{b}	ı	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	T _ 25 °C I	_ 0 0 A dI/dt _ 100 A /::ah	-	422	633	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$T_J = 25 ^{\circ}\text{C}, I_F = 8.0 \text{A}, \text{dl/dt} = 100 \text{A/}\mu\text{s}^b$		-	2.0	3.0	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)				L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.
- c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 %to 80 % V_{DS} .
- d. Uses IRF840A, SiHF840A data and test conditions

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

IRF840AS, SiHF840AS, IRF840AL, SiHF840AL

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to-Source Voltage vs.
Avalanche Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit








Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91066.






TO-263AB (HIGH VOLTAGE)







]	+		D1	4
	-E1-	₩	<u> </u>	7

	MILLIN	METERS	INC	HES
DIM.	MIN.	MIN. MAX.		MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIN	METERS	INC	HES	
DIM.	MIN.	MIN. MAX.		MAX.	
D1	6.86	-	0.270	-	
E	9.65	10.67	0.380	0.420	
E1	6.22	-	0.245	i	
е	2.54	BSC	0.100 BSC		
Н	14.61	15.88	0.575	0.625	
L	1.78	2.79	0.070	0.110	
L1	-	1.65	ı	0.066	
L2	-	1.78	i	0.070	
L3	0.25 BSC		0.010	BSC	
L4	4.78	5.28	0.188	0.208	

DWG: 5970 Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).

ECN: S-82110-Rev. A, 15-Sep-08

- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000