



N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A) ^a	Q _g (Typ.)		
30	0.0057 at V _{GS} = 10 V	24	13.8 nC		
30	0.0076 at V _{GS} = 4.5 V	21	13.6110		


FEATURES

- Halogen-free
- TrenchFET® Power MOSFET
- 100 % R_g Tested
- 100 % UIS Tested




APPLICATIONS

Notebook DC/DC



Ordering Information: Si4168DY-T1-GE3 (Lead (Pb)-free and Halogen-free)



N-Channel MOSFET

ABSOLUTE MAXIMUM RATIN	IGS T _A = 25 °C,	unless othe	erwise noted	
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V_{DS}	30	V	
Gate-Source Voltage		V_{GS}	± 20	V
	T _C = 25 °C		24	
Continuous Drain Current (T = 150 °C)	T _C = 70 °C	,	19.4	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	l _D	16 ^{b, c}	^
	T _A = 70 °C		14 ^{b, c}	A
Pulsed Drain Current		I _{DM}	70	
Avalanche Current Avalanche Energy L = 0.1 mH		I _{AS}	35	
		E _{AS}	61	mJ
Ocationary Common Project Divide Common	T _C = 25 °C		4.7	A
Continuous Source-Drain Diode Current	T _A = 25 °C	- I _S	2.1 ^{b, c}	A
	T _C = 25 °C		5.7	
Maximum Dawar Dissination	T _C = 70 °C	P _D	3.6	W
Maximum Power Dissipation	T _A = 25 °C		2.5 ^{b, c}	VV
	T _A = 70 °C		1.6 ^{b, c}	
Operating Junction and Storage Temperature	T _J , T _{stg}	- 55 to 150	°C	

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	35	50	°C/W		
Maximum Junction-to-Foot (Drain)	Steady State	R_{thJF}	18	22	7 0/**		

Notes:

- a. Based on T_C = 25 °C.
 b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under Steady State conditions is 85 °C/W.

Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static	-						
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			٧	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 A		27		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 5.5			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1		3	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Osto Vallana Busin Ourset		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	1 C 5		1	μΑ	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			5		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	50			Α	
Dunin Course On Chata Basistanas	В	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		0.0047	0.0057	Ω	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 18 \text{ A}$		0.0062	0.0076		
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 20 A		90		S	
Dynamic ^b							
Input Capacitance	C _{iss}			1720			
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		355		pF	
Reverse Transfer Capacitance	C _{rss}			130			
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		29	44		
Total Gate Charge	Q _g		13.8	21	nC		
Gate-Source Charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$		5.0		nc	
Gate-Drain Charge	Q_{gd}			4.6			
Gate Resistance	R_g	f = 1 MHz		1.1	2.2	Ω	
Turn-On Delay Time	t _{d(on)}			25	40		
Rise Time	t _r	V_{DD} = 15 V, R_L = 15 Ω		14	25		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 1.0 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		30	45		
Fall Time	t _f			15	25	no	
Turn-On Delay Time	t _{d(on)}			11	20	ns	
Rise Time	t _r	V_{DD} = 15 V, R_L = 15 Ω		9	15		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 1.0 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		27	40		
Fall Time	t _f			9	15		
Drain-Source Body Diode Characteristi	cs						
Continuous Source-Drain Diode Current	I _S	$T_C = 25 ^{\circ}C$			4.7	Α	
Pulse Diode Forward Current	I _{SM}				70		
Body Diode Voltage	V_{SD}	$I_S = 4.1 A, V_{GS} = 0 V$		0.75	1.2	٧	
Body Diode Reverse Recovery Time	t _{rr}			25	50	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = 4.1 A, dI/dt = 100 A/μs, T _{.1} = 25 °C		17	35	nC	
Reverse Recovery Fall Time	t _a	1 1 = 4.1 Λ, αναι = 100 Ανμο, 1 J = 25 C		13		20	
Reverse Recovery Rise Time t _b				12		ns	


- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





 V_{DS} - Drain-to-Source Voltage (V)

Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics



V_{DS} - Drain-to-Source Voltage (V)

Capacitance




On-Resistance vs. Junction Temperature


Vishay Siliconix

VISHAY.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



(W) 60 40 20 0.001 0.01 0.1 1 10 Time (s)

Single Pulse Power (Junction-to-Ambient)




* V_{GS} > minimum V_{GS} at which R_{DS(on)} is specified


Safe Operating Area, Junction-to-Ambient




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Current Derating*





Power, Junction-to-Ambient


Document Number: 69005 S-82668-Rev. A, 03-Nov-08

^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?69005.



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	IETERS	INC	INCHES		
DIM	Min	Max	Min	Max		
Α	1.35	1.75	0.053	0.069		
A ₁	0.10	0.20	0.004	0.008		
В	0.35	0.51	0.014	0.020		
С	0.19	0.25	0.0075	0.010		
D	4.80	5.00	0.189	0.196		
Е	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.050	0.050 BSC		
Н	5.80	6.20	0.228	0.244		
h	0.25	0.50	0.010	0.020		
L	0.50	0.93	0.020	0.037		
q	0°	8°	0°	8°		
S	0.44	0.64	0.018	0.026		
ECN: C-06527-Rev. I. 11-Sep-06						

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06



RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

Ш



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 13-Jun-16 1 Document Number: 91000